# Welcome to the National Instruments presentation of the Spartan-3E Starter Board as an academic learning platform.

Save this PDF as:

Size: px
Start display at page:

Download "Welcome to the National Instruments presentation of the Spartan-3E Starter Board as an academic learning platform."

## Transcription

1 Welcome to the National Instruments presentation of the Spartan-3E Starter Board as an academic learning platform. Understanding digital logic and FPGA concepts can be daunting for some undergraduate students, especially those not studying electrical engineering. To facilitate a long-term and engaging learning environment, there is a need for an intermediary hardware and software package that is cost-effective, easy to understand and to implement, and is adaptable with existing VHDL code.

2 Digital Design Fundamentals The NAND gate is the fundamental building block for digital logic. It is a combination of an AND gate coupled with a NOT gate at its output. The truth table above describes the output behavior of implementing a NAND gate on two bitwise inputs.

3 Digital Design Fundamentals NAND gates can be used in combination to implement logic that would traditionally be implemented with AND, OR, and NOT gates. Using NAND gates for combination logic is cost effective due to its logical completeness and inherent compactness. The figure to the top left shows a basic combination logic. The figure to the bottom left shows the same logic implemented using only NAND gates. Finally, the figure to the top right shows an equivalent combination logic after logic optimizations are performed.

4 Single Bit Adders: Half Adder To create even more complex combinational logic, truth tables can be used to describe implementation. For example, a half adder is a logic circuit that can perform an addition on two binary digits. The half adder produces a sum and a carry value which are both binary digits. Although logically concise, the half-adder cannot carry bits in multi-bit addition operations which is considered a drawback. [1] Wikipedia,

5 Single Bit Adders: Full Adder A full adder, solving many of the short comings of the half adder, is a logical circuit that performs an addition operation on three binary digits. The full adder produces a sum and carry value, which are both binary digits. It can work on its own or be combined with other full adders. As shown, the truth table simplifies logic understanding. [2] Wikipedia,

6 Using FPGAs to Replace Discrete Logic FPGA is short for Field Programmable Gate Array. The FPGA is a semiconductor with unconnected logic gates at the time of manufacture. Users can define and re-define functionality via software and this code is later downloaded to the chip for deployment. The FPGA offers flexible deployment options to the user since debugging at the hardware level can still be performed after code is downloaded. [3]

7 FPGA Hardware Basics An FPGA contains programmable logic components called "logic blocks", and programmable interconnects. Logic blocks can be programmed to perform the function of basic logic gates such as AND, and XOR, or more complex combinational functions such as decoders or simple mathematical functions. The architecture of the FPGAs vary from manufacturer to manufacturer, and often are differentiated by the number of logic cells that are available.

8 The typical basic FPGA architecture consists of an array of configurable logic blocks. An application circuit must be mapped into an FPGA with adequate resources. A classic FPGA logic block consists of a 4-input lookup table (LUT), and a flip-flop. Many FPGA vendors use LUTs to define the number of logic gates a FPGA can represent.

9 VHDL Software Basics VHDL is short for Very High Speed Integrated Circuit Hardware Description Language. VHDL is generally used to program FPGAs and ASICs. Over the years, it has become the industry standard for these hardware platforms. The main benefit of VHDL has been its ability to model and simulate hardware behavior prior to its synthesis into real hardware gates and interconnects. [4]

10 VHDL Framework & Syntax VHDL description of hardware is split into two sections, entities and hardware. Entities define the inputs and outputs of the hardware logic. Function declarations in C and C++ are similar in behavior. Architecture describes the hardware logic behind the entity. Essentially, this is the hardware implementation of the circuit. Function descriptions in C and C++ are similar in behavior.

11 VHDL Software Example: 1-Bit Adder The example snippet here is the VHDL implementation of the half-adder mentioned earlier. The entity section of the code defines inputs A and B and the outputs S and C. The architecture section describes the behavior of the inputs and outputs in relation to each other. In this code, A XOR (exclusive or) B value is assigned to the output S and A AND B value is assigned to the output C. With this architecture, a simple 1-bit adder is implemented with a small amount of code.

12 FPGA Implementation The figure shows the simplified diagrammatic flow of data in the FPGA. The inputs A and B are defined in the left I/O cells, the digital gates are implemented on the hardware level, and the data is carried to the outputs S and C through the interconnects.

13 LabVIEW FPGA Module The LabVIEW FPGA module is the National Instruments software for developing FPGA Logic and Real-Time Hardware. With LabVIEW FPGA, several different hardware platforms can be configured and programmed including: Spartan-3E Starter Board Plug-In Reconfigurable I/O (RIO) Boards by National Instruments CompactRIO Modular Reconfigurable I/O System by National Instruments Compact Vision System by National Instruments The LabVIEW FPGA Module provides an easy-to-use solution to programming a multitude of platforms. In a project based learning environment, the ease of LabVIEW FPGA module will allow students to understand the essentials of FPGA programming quickly and interactively.

14 LabVIEW FPGA Tool Chain LabVIEW FPGA integrates intuitive graphical programming techniques into the FPGA realm through a two-step translation process. The user develops VIs in a LabVIEW graphical programming environment. During program compilation, the LabVIEW FPGA module translates the LabVIEW code into VHDL code. The VHDL code is subsequently converted to a bitstream representation by the Xilinx onboard compiler and downloaded onto the FPGA target. Throughout this entire process, LabVIEW FPGA allows for a real-time debugging interaction with the user.

15 LabVIEW- A Natural Entity Architecture Pairing LabVIEW provides a natural transition to and from VHDL code. The front panel and connector pane of LabVIEW provides the same functionality as the entity of VHDL code. Within the front panel, users can define inputs and outputs, and the connector pane defines the datatypes of these parameters. Similarly, the block diagram provides the same functionality as the architecture of VHDL code. Within the block diagram, users describe the implementation of the code.

16 Building Higher Level Logic The LabVIEW FPGA module makes modular programming very easy to develop and implement. For example, the user can develop JK Flip Flops using NAND gates in the block diagram. A single JK Flip Flop can be built into a LabVIEW sub-function, called a SubVI, with a few clicks of the mouse then combined and interchanged with other SubVIs to develop more complex integrated logic circuits such as the 74LSxxx. Users new to modular programming will find LabVIEW s implementation to be intuitive and quick. Rather than spending much time learning modular programming techniques, users will be able to concentrate on fundamental FPGA concepts.

17 LabVIEW FPGA- More than Logic Generation LabVIEW s graphical interface offers much more than mere logic generation. Users can follow data flow during debugging, they can probe and see the data change as it moves through segments of code, and they can stop and pause program execution. In addition, the digital logic they would regularly need are in the user palettes for immediate implementation. The front panel provides graphical aids to immediately notify the user of hardware behavior with tools such as LEDs, switches, knobs, gauges, and much more. Whereas hardware behavior would be difficult to predict in VHDL code until actual compilation on the hardware, with LabVIEW FPGA, users can save time by emulating their code in LabVIEW prior to downloading.

18 LabVIEW FPGA G Programming Language LabVIEW FPGA is a G or Graphical Programming Language, therefore LabVIEW is inherently capable of parallel code execution. With the LabVIEW FPGA option, single cycle loops can be used to guarantee that the included code will run within a single cycle of the FPGA clock. LabVIEW FPGA allows users to program not only simple FPGA boards, but also high performance hardware from NI. LabVIEW FPGA assists greatly in projects that require hardware level execution, seamless integration, and fast time-to-application.

19 Benefits Using the parallel nature of graphical programming and the truly parallel implementation on the FPGA, users can separate code into different code segments which can run in parallel and achieve faster application execution. As users develop code, they can start thinking about logical pieces to break the code into different segments for faster execution. LabVIEW FPGA also provides a natural introduction to VHDL programming with the entity/architecture pairing. FPGA hardware is extremely reliable and customizable, allowing users to quickly change the behavior of their hardware via software. The flexibility of FPGA hardware combined with the ease of LabVIEW FPGA, allows users to quickly learn and develop FPGA applications.

### Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and

### Digital Electronics Detailed Outline

Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept

### CHAPTER 3 Boolean Algebra and Digital Logic

CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4

### Optimising the resource utilisation in high-speed network intrusion detection systems.

Optimising the resource utilisation in high-speed network intrusion detection systems. Gerald Tripp www.kent.ac.uk Network intrusion detection Network intrusion detection systems are provided to detect

### ET398 LAB 6. Flip-Flops in VHDL

ET398 LAB 6 Flip-Flops in VHDL Flip-Flops March 3, 2013 Tiffany Turner OBJECTIVE The objectives of this lab are for you to begin the sequential and memory programming using flip flops in VHDL program.

### Chapter 2 Digital Components. Section 2.1 Integrated Circuits

Chapter 2 Digital Components Section 2.1 Integrated Circuits An integrated circuit (IC) is a small silicon semiconductor crystal, called a chip, containing the electronic components for the digital gates

### Manage Software Development in LabVIEW with Professional Tools

Manage Software Development in LabVIEW with Professional Tools Introduction For many years, National Instruments LabVIEW software has been known as an easy-to-use development tool for building data acquisition

### Lab 1: Introduction to Xilinx ISE Tutorial

Lab 1: Introduction to Xilinx ISE Tutorial This tutorial will introduce the reader to the Xilinx ISE software. Stepby-step instructions will be given to guide the reader through generating a project, creating

### Chapter 2 Logic Gates and Introduction to Computer Architecture

Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are

### Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

Xilinx ISE Tutorial Department of Electrical and Computer Engineering State University of New York New Paltz Fall 2010 Baback Izadi Starting the ISE Software Start ISE from the

### Export to Arduino: A Tool to Teach Processor Design on Real Hardware

Bridgewater State University Virtual Commons - Bridgewater State University Computer Science Faculty Publications Computer Science Department 2016 Export to Arduino: A Tool to Teach Processor Design on

### Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction

### LabVIEW Real-Time and Embedded

FYS3240 PC-based instrumentation and microcontrollers LabVIEW Real-Time and Embedded Spring 2011 Lecture #10 Bekkeng, 11.5.2011 Embedded Computing An embedded system is a computer system designed to perform

### Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs

Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs Edson L. Horta 1 and John W. Lockwood 2 1 Department of Electronic Engineering, Laboratory of Integrated Systems, EPUSP

### Digital System Design. Digital System Design with Verilog

Digital System Design with Verilog Adapted from Z. Navabi Portions Copyright Z. Navabi, 2006 1 Digital System Design Automation with Verilog Digital Design Flow Design entry Testbench in Verilog Design

### BUILD VERSUS BUY. Understanding the Total Cost of Embedded Design. www.ni.com/buildvsbuy

BUILD VERSUS BUY Understanding the Total Cost of Embedded Design Table of Contents I. Introduction II. The Build Approach: Custom Design a. Hardware Design b. Software Design c. Manufacturing d. System

### Lab View with crio Tutorial. Control System Design Feb. 14, 2006

Lab View with crio Tutorial Control System Design Feb. 14, 2006 Pan and Tilt Mechanism Experimental Set up Power Supplies Ethernet cable crio Reconfigurable Embedded System Lab View + Additional Software

### INTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE

INTRODUCTION TO DIGITAL SYSTEMS 1 DESCRIPTION AND DESIGN OF DIGITAL SYSTEMS FORMAL BASIS: SWITCHING ALGEBRA IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE COURSE EMPHASIS:

### Digital Systems Design! Lecture 1 - Introduction!!

ECE 3401! Digital Systems Design! Lecture 1 - Introduction!! Course Basics Classes: Tu/Th 11-12:15, ITE 127 Instructor Mohammad Tehranipoor Office hours: T 1-2pm, or upon appointments @ ITE 441 Email:

### Let s put together a Manual Processor

Lecture 14 Let s put together a Manual Processor Hardware Lecture 14 Slide 1 The processor Inside every computer there is at least one processor which can take an instruction, some operands and produce

### Boole-WebLab-Deusto: Integration of a Remote Lab in a Tool for Digital Circuits Design

Boole-WebLab-Deusto: Integration of a Remote Lab in a Tool for Digital Circuits Design Javier García-Zubía (IEEE Senior Member), Ignacio Angulo, Luis Rodríguez-Gil Faculty of Engineering University of

### 2011, The McGraw-Hill Companies, Inc. Chapter 4

Chapter 4 4.1 The Binary Concept Binary refers to the idea that many things can be thought of as existing in only one of two states. The binary states are 1 and 0 The 1 and 0 can represent: ON or OFF Open

### Lecture 8: Synchronous Digital Systems

Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered

### Medical Device Design: Shorten Prototype and Deployment Time with NI Tools. NI Technical Symposium 2008

Medical Device Design: Shorten Prototype and Deployment Time with NI Tools NI Technical Symposium 2008 FDA Development Cycle From Total Product Life Cycle by David W. Fiegal, M.D., M.P.H. FDA CDRH Amazon.com

### Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course

Session ENG 206-6 Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course Nikunja Swain, Ph.D., PE South Carolina State University swain@scsu.edu Raghu Korrapati,

### Combinational Logic. Combinational Circuits in Computers (Examples) Design of Combinational Circuits. CC Design Example

Combinational Circuits in Computers (Examples) Combinational Logic Translates a set of Boolean n input variables ( or ) by a mapping function (using Boolean operations) to produce a set of Boolean m output

### Introduction to Digital System Design

Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital

System Design in the Software Era ni.com 2 3 The Cost of a Software Defect Development Phase Cost Ratio Requirements 1 Design 3-6x Implementation 10x Development Testing 15-40x Acceptance Testing 30-70x

### COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits

### LabVIEW programming I

FYS3240 PC-based instrumentation and microcontrollers LabVIEW programming I LabVIEW basics Spring 2013 Lecture #2 Bekkeng 8.1.2013 Virtual Instruments LabVIEW programs are called virtual instruments, or

### How to program the FPGA SPARTAN-3E Board

How to program the FPGA SPARTAN-3E Board The goal of the project is to write vhdl code to control the tail lights of a 1965 Ford Thunderbird and then load this code into Spartan-3E FPGA Xilinx Board.

### Design of Remote Laboratory dedicated to E2LP board for e-learning courses.

Proceedings of the E2LP Workshop Warsaw, 2014, pp. 25 29 DOI: 10.15439/2014F672 ACSIS, Vol. 4 Design of Remote Laboratory dedicated to E2LP board for e-learning courses. Jan Piwiński Email: jpiwinski@piap.pl

### Hardware and Software

Hardware and Software 1 Hardware and Software: A complete design Hardware and software support each other Sometimes it is necessary to shift functions from software to hardware or the other way around

### Circuit and System Representation. IC Designers must juggle several different problems

Circuit and System Representation IC Designers must juggle several different problems Multiple levels of abstraction IC designs requires refining an idea through many levels of detail, specification ->

### Digital Logic: Boolean Algebra and Gates

Digital Logic: Boolean Algebra and Gates Textbook Chapter 3 CMPE2 Summer 28 Basic Logic Gates CMPE2 Summer 28 Slides by ADB 2 Truth Table The most basic representation of a logic function Lists the output

### and Certification What Does It Take To Get Certified? Steven Hoenig NJ Business Unit Manager

National Instruments Training and Certification What Does It Take To Get Certified? Steven Hoenig NJ Business Unit Manager Certified LabVIEW Architect Certified Professional Instructor 2008 Bloomy Controls.

### Exercise 10: Basic LabVIEW Programming

Exercise 10: Basic LabVIEW Programming In this exercise we will learn the basic principles in LabVIEW. LabVIEW will be used in later exercises and in the project part, as well in other courses later, so

### SignalTap II with Verilog Designs. 1 Introduction

SignalTap II with Verilog Designs 1 Introduction This tutorial explains how to use the SignalTap II feature within Altera s Quartus II software. The SignalTap II Embedded Logic Analyzer is a system-level

### Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,

### SignalTap II with Verilog Designs

SignalTap II with Verilog Designs This tutorial explains how to use the SignalTap II feature within Altera s Quartus R II software. The Signal- Tap II Embedded Logic Analyzer is a system-level debugging

### Simulation & Synthesis Using VHDL

Floating Point Multipliers: Simulation & Synthesis Using VHDL By: Raj Kumar Singh - B.E. (Hons.) Electrical & Electronics Shivananda Reddy - B.E. (Hons.) Electrical & Electronics BITS, PILANI Outline Introduction

### 9/14/2011 14.9.2011 8:38

Algorithms and Implementation Platforms for Wireless Communications TLT-9706/ TKT-9636 (Seminar Course) BASICS OF FIELD PROGRAMMABLE GATE ARRAYS Waqar Hussain firstname.lastname@tut.fi Department of Computer

### Chapter 4. Gates and Circuits. Chapter Goals. Chapter Goals. Computers and Electricity. Computers and Electricity. Gates

Chapter Goals Chapter 4 Gates and Circuits Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the

### Flip-Flops. Outline: 2. Timing noise

Outline: 2. Timing noise Flip-Flops Signal races, glitches FPGA example ( assign bad) Synchronous circuits and memory Logic gate example 4. Flip-Flop memory RS-latch example D and JK flip-flops Flip-flops

### Digital Logic Design

Digital Logic Design: An Embedded Systems Approach Using VHDL Chapter 1 Introduction and Methodology Portions of this work are from the book, Digital Logic Design: An Embedded Systems Approach Using VHDL,

### 16-Tap, 8-Bit FIR Filter Applications Guide

16-Tap, 8-Bit FIR Filter Applications Guide November 21, 1994 Application Note BY G GOSLIN & BRUCE NEWGARD Summary This application note describes the functionality and integration of a 16-Tap, 8-Bit Finite

### EXPERIMENT 8. Flip-Flops and Sequential Circuits

EXPERIMENT 8. Flip-Flops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flip-flops and counters.

### Open Flow Controller and Switch Datasheet

Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development

### Programmable Logic Devices (PLDs)

Programmable Logic Devices (PLDs) Lesson Objectives: In this lesson you will be introduced to some types of Programmable Logic Devices (PLDs): PROM, PAL, PLA, CPLDs, FPGAs, etc. How to implement digital

### Sequential Logic Design

Lab #4 Sequential Logic Design Objective: To study the behavior and applications of flip flops and basic sequential circuits including shift registers and counters. Preparation: Read the following experiment.

### Fondamenti su strumenti di sviluppo per microcontrollori PIC

Fondamenti su strumenti di sviluppo per microcontrollori PIC MPSIM ICE 2000 ICD 2 REAL ICE PICSTART Ad uso interno del corso Elettronica e Telecomunicazioni 1 2 MPLAB SIM /1 MPLAB SIM is a discrete-event

### High-Level Synthesis for FPGA Designs

High-Level Synthesis for FPGA Designs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer consultant Cereslaan 10b 5384 VT Heesch

### l What have discussed up until now & why: l C Programming language l More low-level then Java. l Better idea about what s really going on.

CS211 Computer Architecture l Topics Digital Logic l Transistors (Design & Types) l Logic Gates l Combinational Circuits l K-Maps Class Checkpoint l What have discussed up until now & why: l C Programming

### Lab Manual. Digital System Design (Pr): COT-215 Digital Electronics (P): IT-211

Lab Manual Digital System Design (Pr): COT-215 Digital Electronics (P): IT-211 Lab Instructions Several practicals / programs? Whether an experiment contains one or several practicals /programs One practical

### FPGA Prototyping Primer

FPGA Prototyping Primer S2C Inc. 1735 Technology Drive, Suite 620 San Jose, CA 95110, USA Tel: +1 408 213 8818 Fax: +1 408 213 8821 www.s2cinc.com What is FPGA prototyping? FPGA prototyping is the methodology

### Understanding Logic Design

Understanding Logic Design ppendix of your Textbook does not have the needed background information. This document supplements it. When you write add DD R0, R1, R2, you imagine something like this: R1

### Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW

### Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology Electronics & Communication Engineering B.Tech III Semester 1. Electronic Devices Laboratory 2. Digital Logic Circuit Laboratory 3.

### SIM-PL: Software for teaching computer hardware at secondary schools in the Netherlands

SIM-PL: Software for teaching computer hardware at secondary schools in the Netherlands Ben Bruidegom, benb@science.uva.nl AMSTEL Instituut Universiteit van Amsterdam Kruislaan 404 NL-1098 SM Amsterdam

### Gates, Circuits, and Boolean Algebra

Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks

### Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit

1 Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENT OF FOR THE DEGREE IN Bachelor of Technology In Electronics and Communication

### FORDHAM UNIVERSITY CISC 3593. Dept. of Computer and Info. Science Spring, 2011. Lab 2. The Full-Adder

FORDHAM UNIVERSITY CISC 3593 Fordham College Lincoln Center Computer Organization Dept. of Computer and Info. Science Spring, 2011 Lab 2 The Full-Adder 1 Introduction In this lab, the student will construct

### The components. E3: Digital electronics. Goals:

E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7-segment display. 2 st. IC

### 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one

### Upon completion of unit 1.1, students will be able to

Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal

### Algorithm and Programming Considerations for Embedded Reconfigurable Computers

Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor University Waco, Texas Douglas Fouts, Professor

### WHITE PAPER page 1/5 A COMPARISON OF PLCS AND LADDER LOGIC WITH OPTO 22 HARDWARE AND SOFTWARE. PLCs, Ladder Logic, and Opto 22

WHITE PAPER page 1/5 PLCs, Ladder Logic, and Opto 22 In more and more applications, Opto 22 control systems are a better solution than Programmable Logic Controllers (PLCs) and ladder logic. To understand

### Design of a High Speed Communications Link Using Field Programmable Gate Arrays

Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication

### The equation for the 3-input XOR gate is derived as follows

The equation for the 3-input XOR gate is derived as follows The last four product terms in the above derivation are the four 1-minterms in the 3-input XOR truth table. For 3 or more inputs, the XOR gate

### What are embedded systems? Challenges in embedded computing system design. Design methodologies.

Embedded Systems Sandip Kundu 1 ECE 354 Lecture 1 The Big Picture What are embedded systems? Challenges in embedded computing system design. Design methodologies. Sophisticated functionality. Real-time

### EET 310 Programming Tools

Introduction EET 310 Programming Tools LabVIEW Part 1 (LabVIEW Environment) LabVIEW (short for Laboratory Virtual Instrumentation Engineering Workbench) is a graphical programming environment from National

### GETTING STARTED WITH PROGRAMMABLE LOGIC DEVICES, THE 16V8 AND 20V8

GETTING STARTED WITH PROGRAMMABLE LOGIC DEVICES, THE 16V8 AND 20V8 Robert G. Brown All Rights Reserved August 25, 2000 Alta Engineering 58 Cedar Lane New Hartford, CT 06057-2905 (860) 489-8003 www.alta-engineering.com

### Logic in Computer Science: Logic Gates

Logic in Computer Science: Logic Gates Lila Kari The University of Western Ontario Logic in Computer Science: Logic Gates CS2209, Applied Logic for Computer Science 1 / 49 Logic and bit operations Computers

### Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah

(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation

### RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition

RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition A Tutorial Approach James O. Hamblen Georgia Institute of Technology Michael D. Furman Georgia Institute of Technology KLUWER ACADEMIC PUBLISHERS Boston

### ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,

### Using Xilinx ISE for VHDL Based Design

ECE 561 Project 4-1 - Using Xilinx ISE for VHDL Based Design In this project you will learn to create a design module from VHDL code. With Xilinx ISE, you can easily create modules from VHDL code using

### Digital Systems. Syllabus 8/18/2010 1

Digital Systems Syllabus 1 Course Description: This course covers the design and implementation of digital systems. Topics include: combinational and sequential digital circuits, minimization methods,

### Embedded Systems Design with Platform FPGAs

Embedded Systems Design with Platform FPGAs Principles & Practices Ron Sass and Andrew G. Schmidt http://www.rcs.uncc.edu/ rsass University of North Carolina at Charlotte Spring 20 Embedded Systems Design

### Chapter 7 Memory and Programmable Logic

NCNU_2013_DD_7_1 Chapter 7 Memory and Programmable Logic 71I 7.1 Introduction ti 7.2 Random Access Memory 7.3 Memory Decoding 7.5 Read Only Memory 7.6 Programmable Logic Array 77P 7.7 Programmable Array

### User Guide to LabVIEW & APT

User Guide to LabVIEW & APT Guide to LabVIEW and APT Page 1 Contents CHAPTER 1 INTRODUCTION TO LABVIEW AND APT...6 LabVIEW...6 APT...6 APT within LabVIEW...6 CHAPTER 2 LABVIEW PROGRAMS...7 Front Panel...7

### Modeling Latches and Flip-flops

Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,

### VHDL Test Bench Tutorial

University of Pennsylvania Department of Electrical and Systems Engineering ESE171 - Digital Design Laboratory VHDL Test Bench Tutorial Purpose The goal of this tutorial is to demonstrate how to automate

### IMPLEMENTATION OF HIGH SPEED ENHANCED CSLA BASED ON GATED D-LATCH

IMPLEMENTATION OF HIGH SPEED ENHANCED BASED ON GATED D-LATCH 1 MEDA NAGAPAVANI, 2 T. JYOTHI 1 P.G Student, VLSI Design, Dept of ECE, 2 Assistant Professor, Dept of ECE. Sri Venkatesa Perumal College of

### Counters and Decoders

Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

### Chapter 9 Latches, Flip-Flops, and Timers

ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary

### surface mount components with less than 100 mil pin spacing double-sided component mounting I/O buffer w/ BS cell BS chain

Boundary Scan Developed to test interconnect between chips on PCB Originally referred to as JTAG (Joint Test Action Group) Uses scan design approach to test external interconnect No-contact probe overcomes

### Multicore Programming with LabVIEW Technical Resource Guide

Multicore Programming with LabVIEW Technical Resource Guide 2 INTRODUCTORY TOPICS UNDERSTANDING PARALLEL HARDWARE: MULTIPROCESSORS, HYPERTHREADING, DUAL- CORE, MULTICORE AND FPGAS... 5 DIFFERENCES BETWEEN

### Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic

Aims and Objectives E 3.05 Digital System Design Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk How to go

### Laboratory 4 Logic, Latching and Switch Debounce

Laboratory 4 Logic, Latching and Switch Debounce = Required to submit your Multisim circuit files before you start the lab. Pre-lab Questions 1. Attach the detailed wiring diagram you used to construct

### IMPLEMENTATION OF HIGH SPEED ENHANCED CSLA BASED ON GATED D-LATCH:

IMPLEMENTATION OF HIGH SPEED ENHANCED BASED ON GATED D-LATCH 1 MEDA NAGAPAVANI, 2 T. JYOTHI 1 P.G Student, VLSI Design, Dept of ECE, 2 Assistant Professor, Dept of ECE. Sri Venkatesa Perumal College of

### Memory Systems. Static Random Access Memory (SRAM) Cell

Memory Systems This chapter begins the discussion of memory systems from the implementation of a single bit. The architecture of memory chips is then constructed using arrays of bit implementations coupled

### Lab 1: Full Adder 0.0

Lab 1: Full Adder 0.0 Introduction In this lab you will design a simple digital circuit called a full adder. You will then use logic gates to draw a schematic for the circuit. Finally, you will verify

### DSP Laboratory: Analog to Digital and Digital to Analog Conversion

OpenStax-CNX module: m13035 1 DSP Laboratory: Analog to Digital and Digital to Analog Conversion Erik Luther This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License

### Digital Design Chapter 1 Introduction and Methodology 17 February 2010

Digital Chapter Introduction and Methodology 7 February 200 Digital : An Embedded Systems Approach Using Chapter Introduction and Methodology Digital Digital: circuits that use two voltage levels to represent

### USB-CPLD DEVELOPMENT SYSTEM FOR THE ARDUINO

USB-CPLD DEVELOPMENT SYSTEM FOR THE ARDUINO The EPT USB-CPLD development system provides an innovative method of developing and debugging programmable logic code. It also provides a high speed data transfer

### Application Note: AN00141 xcore-xa - Application Development

Application Note: AN00141 xcore-xa - Application Development This application note shows how to create a simple example which targets the XMOS xcore-xa device and demonstrates how to build and run this

### ELET 3132L - Experiment #5 Bistable Latches and Flip-Flops Revised: October 2011

ELET 3132L - Experiment #5 Bistable Latches and Flip-Flops Revised: October 2011 This exercise has two parts. The first part will be done in the MOSAIC computer lab. Students will perform simulations using