# Quartus II Simulation Using Verilog Designs. 1 Introduction

Save this PDF as:

Size: px
Start display at page:

## Transcription

1 Quartus II Simulation Using Verilog Designs 1 Introduction This tutorial introduces the basic features of the Quartus II Simulator. It shows how the Simulator can be used to assess the correctness and performance of a designed circuit. Contents: Example Circuit Using the Waveform Editor Functional Simulation Timing Simulation Using the Node Finder 1

3 To make it easier to deal with asynchronous input signals, they are loaded into flip-flops on a positive edge of the clock. Thus, inputs A and B will be loaded into registers Areg and Breg, while Sel and AddSub will be loaded into flip-flops SelR and AddSubR, respectively. The adder/subtractor circuit places the result into register Zreg. Figure 1. The adder/subtractor circuit The required circuit is described by the Verilog code in Figure 2. For our example, we use a 16-bit circuit as specified by n = 16. Implement this circuit as follows: Create a project addersubtractor. Include a file addersubtractor.v, which corresponds to Figure 2, in the project. For convenience, this file is provided in the design_files subdirectory within the tutorials folder, which is included on the CD-ROM that accompanies the DE-series board and can also be found on Altera s DE-series web pages. Select the FPGA chip that is on the DE-series board. A list of device names on DE-series boards can be found in Table 1. Compile the design. 3

5 input [k 1:0] V, W; input Sel; output [k 1:0] F; reg [k 1:0] F; or W or Sel) if (Sel == 0) F = V; else F = W; endmodule // k-bit adder module adderk (carryin, X, Y, S, carryout); parameter k = 8; input [k 1:0] X, Y; input carryin; output [k 1:0] S; output carryout; reg [k 1:0] S; reg carryout; or Y or carryin) {carryout, S} = X + Y + carryin; endmodule Figure 2. Verilog code for the circuit in Figure 1 (Part b). 4 Using the Waveform Editor Quartus II software includes a simulation tool that can be used to simulate the behavior of a designed circuit. Before the circuit can be simulated, it is necessary to create the desired waveforms, called test vectors, to represent the input signals. It is also necessary to specify the outputs, as well as possible internal points in the circuit, which the designer wishes to observe. The simulator applies the test vectors to the model of the implemented circuit and determines the expected response. We will use the Quartus II Waveform Editor to draw the test vectors, as follows: 1. Open the Waveform Editor window by selecting File > New, which gives the window shown in Figure 3. Choose Vector Waveform File and click OK. 5

6 Figure 3. Need to prepare a new file. 2. The Waveform Editor window is depicted in Figure 4. Save the file under the name addersubtractor.vwf; note that this changes the name in the displayed window. In this figure, we have set the desired simulation to run from 0 to 180 ns by selecting Edit > End Time and entering 180 ns in the dialog box that pops up. Selecting View > Fit in Window displays the entire simulation range of 0 to 180 ns in the window, as shown. Resize the window to its maximum size. Figure 4. The Waveform Editor Window 3. Next, we want to include the input and output nodes of the circuit to be simulated. Click Edit > Insert > Insert Node or Bus to open the window in Figure 5. It is possible to type the full hierarchical name of a signal (pin) into the Name box, but it is easier to click on the button labeled Node Finder to open the window in Figure 6. The Node Finder utility has a filter used to indicate what types of nodes are to be found. Since we are interested in input and output pins, set the filter to Pins: all. Click the List button to find the pin names as 6

7 indicated on the left side of the figure. Observe that the input and output signals A, B, and Z can be selected either as individual nodes (denoted by bracketed subscripts) or as 16-bit vectors, which is a more convenient form. Figure 5. The Insert Node or Bus dialogue. Figure 6. Selecting nodes to insert into the Waveform Editor. Use the scroll bar inside the Nodes Found box in Figure 6 to find the Clock signal. Click on this signal and then click the > sign in the middle of the window to add it to the Selected Nodes box on the right side of the figure. Do the same for Reset, Sel, and AddSub. Choose vectors A, B and Z, as well as the output Overflow, in the same way (several nodes can be selected simultaneously in a standard Windows manner). Click OK to close the Node Finder window, and then click OK in the window of Figure 5. This leaves a fully displayed Waveform Editor window, as shown in Figure 7. If you did not select the nodes in the same order as displayed in Figure 7, it is possible to rearrange them. To move a waveform up or down in the Waveform Editor window, click on the node name (in the Name column) and release the mouse button. The waveform is now highlighted to show the selection. Click again on the waveform and drag it up or down in the Waveform Editor. 7

8 Figure 7. The nodes needed for simulation. 4. We will now specify the logic values to be used for the input signals during simulation. The logic values at the outputs Z and Overflow will be generated automatically by the simulator. To make it easy to draw the desired waveforms, the Waveform Editor displays (by default) vertical guidelines and provides a drawing feature that snaps to these lines (which can otherwise be invoked by choosing View > Snap to Grid). Observe also a solid vertical line, which can be moved by pointing to its top and dragging it horizontally. This reference line is used in analyzing the timing of a circuit, as described later; move it to the time = 0 position. The waveforms can be drawn using the Selection Tool, which is activated by selecting the icon Editing Tool, which is activated by the icon in the toolbar, or the Waveform. In the instructions below, we will use the Selection Tool. To simulate the behavior of a large circuit, it is necessary to apply a sufficient number of input valuations and observe the expected values of the outputs. The number of possible input valuations may be huge, so in practice we choose a relatively small (but representative) sample of these input valuations. We will choose a very small set of input test vectors, which is not sufficient to simulate the circuit properly but is adequate for tutorial purposes. We will use eight 20-ns time intervals to apply the test vectors as shown in Figure 8. The values of signals Reset, Sel, AddSub, A and B are applied at the input pins as indicated in the figure. The value of Z at time t i is a function of the inputs at time t i 1. When Sel = 1, the accumulator feedback loop is activated so that the current value of Z (rather than A) is used to compute the new value of Z. 8

9 Time Reset Sel Ad d Sub A B Z t t t t t t t t Figure 8. The required testing behavior The effect of the test vectors in Figure 8 is to perform the following computation: t 0 : Reset t 1 : Z (t 1 ) = 0 t 2 : Z (t 2 ) = A(t 1 ) + B(t 1 ) = = 1904 t 3 : Z (t 3 ) = A(t 2 ) B(t 2 ) = = 69 t 4 : Z (t 4 ) = A(t 3 ) + B(t 3 ) = = 0 t 5 : Z (t 5 ) = A(t 4 ) B(t 4 ) = = 630 t 6 : Z (t 6 ) = Z (t 5 ) + B(t 5 ) = = t 7 : Z (t 7 ) = Z (t 6 ) + B(t 6 ) = = (overflow) Initially, the circuit is reset asynchronously. Then for two clock cycles the output Z is first the sum and then the difference of the values of A and B at that time. This is followed by setting both A and B to zero to clear the contents of register Z. Then, the accumulator feedback path is tested in the next three clock cycles by performing the computation Z = A(t 4 ) B(t 4 ) + B(t 5 ) + B(t 6 ) using the values of A and B shown above. We can generate the desired input waveforms as follows. Click on the waveform name for the Clock node. Once a waveform is selected, the editing commands in the Waveform Editor can be used to draw the desired waveforms. Commands are available for defining the clock, or setting the selected signal to 0, 1, unknown (X), high impedance (Z), don t care (DC), and inverting its existing value (INV). Each command can be activated by using the Edit > Value command, or via the toolbar for the Waveform Editor. The Edit menu can also be opened by right-clicking on a waveform name. With the Clock signal highlighted, click on the Overwrite Clock icon in the toolbar. This leads to the pop-up window in Figure 9. Enter the clock period value of 20 ns, make sure that the offset (phase) is 0 and the duty cycle is 50 percent, and click OK. The desired clock signal is now displayed in the Waveform window. 9

10 Figure 9. Definition of the clock period, offset and duty cycle. We will assume, for simplicity of timing, that the input signals change coincident with the negative edges of the clock. To reset the circuit, set Reset = 1 in the time interval 0 to 20 ns. Do this by pressing the mouse at the start of the interval and dragging it to its end, which highlights the selected interval, and choosing the logic value 1 in the toolbar. Make Sel = 1 from 100 to 160 ns, and AddSub = 1 in periods 40 to 60 ns and 80 to 100 ns. This should produce the image in Figure 10. Figure 10. Setting of test values for the control signals. 5. Vectors can be treated as either octal, hexadecimal, signed decimal, or unsigned decimal numbers. The vectors A, B, and Z are initially treated as ASCII codes. For our purpose it is convenient to treat them as signed decimal numbers, so right-click on A and select Properties in the pop-up menu to get to the window displayed in Figure 11. Choose signed decimal as the radix, make sure that the bus width is 16 bits, and click OK. In the same manner, declare that B and Z should be treated as signed decimal numbers. 10

11 Figure 11. Definition of node properties. The default value of A is 0. To assign specific values in various intervals proceed as follows. Press the Arbitrary Value icon in the toolbar, to bring up the pop-up window in Figure 12. Set 20 ns as the start time and 40 ns as the end time under Time range, enter the value 54 in Numeric or named value under Arbitrary value and click OK. Similarly, for the subsequent 20-ns intervals set A to the values 132, 0, 750, and then 0 to the end. Set the corresponding values of B to 1850, 63, 0, 120, 31576, 30000, and 0, to generate the waveforms depicted in Figure 13. Observe that the outputs Z and Overflow are displayed as having unknown values at this time, which is indicated by a hashed pattern; their values will be determined during simulation. Save the file. Figure 12. Specifying a value for a multibit signal. 11

12 Figure 13. The specified input test vectors. Another convenient mechanism for changing the input waveforms is provided by the Waveform Editing tool, which is activated by the icon. When the mouse is dragged over some time interval in which the waveform is 0 (1), the waveform will be changed to 1 (0). Experiment with this feature on signal AddSub. 5 Performing the Simulation A designed circuit can be simulated in two ways. The simplest way is to assume that logic elements and interconnection wires are perfect, thus causing no delay in propagation of signals through the circuit. This is called functional simulation. A more complex alternative is to take all propagation delays into account, which leads to timing simulation. Typically, functional simulation is used to verify the functional correctness of a circuit as it is being designed. This takes much less time, because the simulation can be performed simply by using the logic expressions that define the circuit. 5.1 Functional Simulation To perform the functional simulation, select Assignments > Settings to open the Settings window shown in Figure 14. On the left side of this window click on Simulator Settings to display the window in Figure 15, choose Functional as the simulation mode, and click OK. The Quartus II simulator takes the inputs and generates the outputs defined in the addersubtractor.vwf file. Before running the functional simulation it is necessary to create the required netlist, which is done by selecting Processing > Generate Functional Simulation Netlist. 12

13 Figure 14. Settings window. Figure 15. Specifying the simulation mode. 13

14 Figure 16. The result of functional simulation. A simulation run is started by Processing > Start Simulation, or by using the icon. At the end of the simulation, Quartus II software indicates its successful completion and displays a Simulation Report illustrated in Figure 16. As seen in the figure, the Simulator creates waveforms for the outputs Z and Overflow. As expected, the values of Z indicate the correct sum or difference of the applied inputs one clock cycle later because of the registers in the circuit. Note that the last value of Z is incorrect because the expected sum of is too big to be represented as a signed number in 16 bits, which is indicated by the Overflow signal being set to 1. In this simulation, we considered only the input and output signals, which appear on the pins of the FPGA chip. It is also possible to look at the behavior of internal signals. For example, let us consider the registered signals SelR, AddSubR, Areg, Breg, and Zreg. Open the addersubtractor.vwf file and activate the Node Finder window, as done for Figure 6. The filter in Figure 6 specified Pins: all. There are several other choices. To find the registered signals, set the filter to Registers: post-fitting and press List. Figure 17 shows the result. Select the signals SelR, AddSubR, Areg, Breg, and Zreg for inclusion in the addersubtractor.vwf file, and specify that Areg, Breg, and Zreg have to be displayed as signed decimal numbers, thus obtaining the display in Figure 18. Save the file and simulate the circuit using these waveforms, which should produce the result shown in Figure

15 Figure 17. Finding the registered signals. Figure 18. Inclusion of registered signals in the test. 15

16 Figure 19. The result of new simulation. 5.2 Timing Simulation Having ascertained that the designed circuit is functionally correct, we should now perform the timing simulation to see how well it performs in terms of speed. Select Assignments > Settings > Simulator Settings to get to the window in Figure 15, choose Timing as the simulation mode, and click OK. Run the simulator, which should produce the waveforms in Figure 20. Observe that there are delays in loading the various registers as well as longer delays in producing valid signals on the output pins. Figure 20. The result of timing simulation. 16

17 As an aid in seeing the actual values of the delays, we can use the reference line. Point to the small square handle at the top of the reference line and drag it to the rising edge of the first AddSubR pulse, at which time the registers are also loaded, as indicated in the figure. (To make it possible to move the reference line to any point in the waveform display, you may have to turn off the feature View > Snap on Grid.) For a DE2 board, this operation places the reference line at about the 52.9 ns point, which indicates that it takes 2.9 ns to load the registers after the rising edge of the clock (which occurs at 50 ns). Other DE-series boards will have similar results. The output Z attains its correct value some time after this value has been loaded into Zreg. To determine the propagation delay to the output pins, drag the reference line to the point where Z becomes valid. This can be done more accurately by enlarging the displayed simulation waveforms by using the Zoom Tool. Left-click on the display to enlarge it and right-click to reduce it. Enlarge the display so that it looks like the image in Figure 21. After enlarging the image, click on the Selection Tool icon. Position the reference line where Z changes to This occurs at about 56.9 ns for a DE2 board. As a result, the display indicates that the propagation delay on a DE2 board from register Z reg to the output pins Z is = 4.0 ns. It is useful to note that even before we performed this simulation, the Quartus II timing analyzer evaluated various delays in the implemented circuit and reported them in the Compilation Report. From the Compilation Report we can see that the worst case tco (Clock to Output Delay) for the Z output (pin z 15 ) was estimated as ns on a DE2 board; this delay can be found by zooming into the simulation results at the point where Z changes to the value -3,330 in the 140 ns to 160 ns interval. Figure 21. An enlarged image of the simulated waveforms. In this discussion, we have used the numbers obtained during our simulation run. The user is likely to obtain somewhat different numbers, depending on the version of Quartus II software that is used. 17

18 6 Using the Node Finder We have used the Node Finder utility to select the signals needed for simulation. We set the filter to Pins: all in Figure 6 and to Registers: post-fitting in Figure 17 to find the desired signals. In large designs it may be difficult to find a particular signal if it is not covered by a specific filter. The Quartus II compiler may modify the names of internal signals, which can make their identification by the user difficult. Moreover, the compiler may implement the circuit such that a particular signal does not even appear as a separate wire. Suppose we want to look at the signal G, which is one of the inputs to the adder circuit in Figure 1. This signal will not be found by using the filters mentioned above. It will also not be found by the Post-synthesis or Postcompilation filters. However, it is possible to force the Quartus II compiler to keep the original names of specially identified signals. This is done by including the comment /* synthesis keep */ within a Verilog statement that involves the desired signal. For example, in the Verilog code in Figure 2 we can declare G as wire [n 1 : 0] G / synthesis keep /; Then, the Post-synthesis and Post-compilation filters will find this signal. It is important to note that the inclusion of keep comment has no effect on the functional behavior of the designed circuit, but it may have an impact on the detailed implementation of the compiled circuit and thus its timing behavior. Therefore, the synthesis keep comment should not be removed after the circuit has been successfully simulated. 18

### SignalTap II with Verilog Designs. 1 Introduction

SignalTap II with Verilog Designs 1 Introduction This tutorial explains how to use the SignalTap II feature within Altera s Quartus II software. The SignalTap II Embedded Logic Analyzer is a system-level

### Quartus II Introduction for VHDL Users

Quartus II Introduction for VHDL Users This tutorial presents an introduction to the Quartus II software. It gives a general overview of a typical CAD flow for designing circuits that are implemented by

### SignalTap II with Verilog Designs

SignalTap II with Verilog Designs This tutorial explains how to use the SignalTap II feature within Altera s Quartus R II software. The Signal- Tap II Embedded Logic Analyzer is a system-level debugging

### Quartus II Introduction Using Schematic Design

Quartus II Introduction Using Schematic Design This tutorial presents an introduction to the Quartus R II CAD system. It gives a general overview of a typical CAD flow for designing circuits that are implemented

### Quartus II Introduction Using VHDL Design

Quartus II Introduction Using VHDL Design This tutorial presents an introduction to the Quartus R II CAD system. It gives a general overview of a typical CAD flow for designing circuits that are implemented

### Lab 1: Full Adder 0.0

Lab 1: Full Adder 0.0 Introduction In this lab you will design a simple digital circuit called a full adder. You will then use logic gates to draw a schematic for the circuit. Finally, you will verify

### The 104 Duke_ACC Machine

The 104 Duke_ACC Machine The goal of the next two lessons is to design and simulate a simple accumulator-based processor. The specifications for this processor and some of the QuartusII design components

### ModelSim-Altera Software Simulation User Guide

ModelSim-Altera Software Simulation User Guide ModelSim-Altera Software Simulation User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01102-2.0 Document last updated for Altera Complete

### Two's Complement Adder/Subtractor Lab L03

Two's Complement Adder/Subtractor Lab L03 Introduction Computers are usually designed to perform indirect subtraction instead of direct subtraction. Adding -B to A is equivalent to subtracting B from A,

### Digital System Design. Digital System Design with Verilog

Digital System Design with Verilog Adapted from Z. Navabi Portions Copyright Z. Navabi, 2006 1 Digital System Design Automation with Verilog Digital Design Flow Design entry Testbench in Verilog Design

### EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors

EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors I. Introduction I.a. Objectives In this experiment, parallel adders, subtractors and complementors will be designed and investigated. In the

### Jianjian Song LogicWorks 4 Tutorials (5/15/03) Page 1 of 14

LogicWorks 4 Tutorials Jianjian Song Department of Electrical and Computer Engineering Rose-Hulman Institute of Technology March 23 Table of Contents LogicWorks 4 Installation and update...2 2 Tutorial

### Introduction to the Altera Qsys System Integration Tool. 1 Introduction. For Quartus II 12.0

Introduction to the Altera Qsys System Integration Tool For Quartus II 12.0 1 Introduction This tutorial presents an introduction to Altera s Qsys system inegration tool, which is used to design digital

### Using Altera MAX Series as Microcontroller I/O Expanders

2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce

### Simulating Power Supply Sequences for Power Manager Devices Using PAC-Designer LogiBuilder

April 2008 Introduction Application Note AN6044 This application note provides a step-by-step procedure for simulating isppac -POWR1208 designs developed in the PAC-Designer LogiBuilder system, covering

### Engineering Change Order (ECO) Support in Programmable Logic Design

White Paper Engineering Change Order (ECO) Support in Programmable Logic Design A major benefit of programmable logic is that it accommodates changes to the system specification late in the design cycle.

Introduction This tutorial guides you through the design flow using Xilinx Vivado software to create a simple digital circuit using Verilog HDL. A typical design flow consists of creating model(s), creating

### Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit

Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements

### Lab 1: Introduction to Xilinx ISE Tutorial

Lab 1: Introduction to Xilinx ISE Tutorial This tutorial will introduce the reader to the Xilinx ISE software. Stepby-step instructions will be given to guide the reader through generating a project, creating

### For Quartus II Software. This Quick Start Guide will show you. how to set up a Quartus. enter timing requirements, and

Quick Start Guide For Quartus II Software This Quick Start Guide will show you how to set up a Quartus II project, enter timing requirements, and compile the design into an Altera device. 1 Three-Step

### CSE140 L. Instructor: Thomas Y. P. Lee February 1,2006. Agenda

CSE140 L Instructor: Thomas Y. P. Lee February 1,2006 Agenda Flip-Flops Combinational Logic vs. Sequential Logic Clock Signals SR Latch D Type Latch T Type Flip-Flop JK Type Flip-Flop DFF as Finite State

### White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

White Paper Introduction The DDR3 SDRAM memory architectures support higher bandwidths with bus rates of 600 Mbps to 1.6 Gbps (300 to 800 MHz), 1.5V operation for lower power, and higher densities of 2

### Start Active-HDL by double clicking on the Active-HDL Icon (windows).

Getting Started Using Aldec s Active-HDL This guide will give you a short tutorial in using the project mode of Active-HDL. This tutorial is broken down into the following sections 1. Part 1: Compiling

### Making Basic Measurements. Publication Number 16700-97020 August 2001. Training Kit for the Agilent Technologies 16700-Series Logic Analysis System

Making Basic Measurements Publication Number 16700-97020 August 2001 Training Kit for the Agilent Technologies 16700-Series Logic Analysis System Making Basic Measurements: a self-paced training guide

### Verilog Combinational Logic. Verilog for Synthesis

Verilog Combinational Logic Verilog for Synthesis 1 Verilog logic and numbers Four-value logic system 0 logic zero, or false condition 1 logic 1, or true condition x, X unknown logic value z, Z - high-impedance

### Chapter 6 Digital Arithmetic: Operations & Circuits

Chapter 6 Digital Arithmetic: Operations & Circuits Chapter 6 Objectives Selected areas covered in this chapter: Binary addition, subtraction, multiplication, division. Differences between binary addition

### Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,

### A Verilog HDL Test Bench Primer Application Note

A Verilog HDL Test Bench Primer Application Note Table of Contents Introduction...1 Overview...1 The Device Under Test (D.U.T.)...1 The Test Bench...1 Instantiations...2 Figure 1- DUT Instantiation...2

### Modeling Registers and Counters

Lab Workbook Introduction When several flip-flops are grouped together, with a common clock, to hold related information the resulting circuit is called a register. Just like flip-flops, registers may

### 8b10b Encoder/Decoder MegaCore Function (ED8B10B)

November 2001; ver. 1.02 8b10b Encoder/Decoder MegaCore Function (ED8B10B) Data Sheet Introduction Encoders and decoders are used for physical layer coding for Gigabit Ethernet, Fibre Channel, and other

### PCB Project (*.PrjPcb)

Project Essentials Summary The basis of every design captured in Altium Designer is the project. This application note outlines the different kinds of projects, techniques for working on projects and how

### Using Spreadsheets, Selection Sets, and COGO Controls

Using Spreadsheets, Selection Sets, and COGO Controls Contents About this tutorial... 3 Step 1. Open the project... 3 Step 2. View spreadsheets... 4 Step 3. Create a selection set... 10 Step 4. Work with

### Altera Error Message Register Unloader IP Core User Guide

2015.06.12 Altera Error Message Register Unloader IP Core User Guide UG-01162 Subscribe The Error Message Register (EMR) Unloader IP core (altera unloader) reads and stores data from the hardened error

### Simulation & Synthesis Using VHDL

Floating Point Multipliers: Simulation & Synthesis Using VHDL By: Raj Kumar Singh - B.E. (Hons.) Electrical & Electronics Shivananda Reddy - B.E. (Hons.) Electrical & Electronics BITS, PILANI Outline Introduction

### Binary Numbering Systems

Binary Numbering Systems April 1997, ver. 1 Application Note 83 Introduction Binary numbering systems are used in virtually all digital systems, including digital signal processing (DSP), networking, and

### USB-to-SPI Elite. Software User s Manual

USB-to-SPI Elite Software User s Manual Information provided in this document is solely for use with USB-to-SPI Elite. SB Solutions, Inc. reserves the right to make changes or improvements to this document

### Figure 1. Precision32 AppBuilder

GETTING STARTED WITH THE SILICON LABS PRECISION32 APPB UILDER 1. Introduction Precision32 AppBuilder is a software program that generates configuration code for MCU devices. The software dynamically generates

A New Paradigm for Synchronous State Machine Design in Verilog Randy Nuss Copyright 1999 Idea Consulting Introduction Synchronous State Machines are one of the most common building blocks in modern digital

### The example uses hierarchy to make a ripple carry adder for a pair of three bit binary values.

KiCad Hierarchy Tutorial x01 This is an early draft of a tutorial, introducing how to use KiCad to draw hierarchical schematics. This tutorial is still in the writing phase. Your comments will be appreciated.

### PSPICE tutorial: a simple DC circuit Getting started

PSPICE tutorial: a simple DC circuit We will learn some of the basic maneuvers of using the Cadence schematic capture program and PSPice engine through a simple example -- a diode rectifier circuit. The

### Chapter 5: Sequential Circuits (LATCHES)

Chapter 5: Sequential Circuits (LATCHES) Latches We focuses on sequential circuits, where we add memory to the hardware that we ve already seen Our schedule will be very similar to before: We first show

### Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

PSoC Creator Component Datasheet Digital Multiplexer and Demultiplexer 1.10 Features Digital Multiplexer Digital Demultiplexer Up to 16 channels General Description The Multiplexer component is used to

### Physics 226 FPGA Lab #1 SP Wakely. Terasic DE0 Board. Getting Started

Physics 226 FPGA Lab #1 SP Wakely I Terasic DE0 Board The DE0 Development and Education board is designed in a compact size with all the essential tools for novice users to gain knowledge in areas of digital

### LOGO!Soft Comfort User Documentation

LOGO!Soft Comfort User Documentation Siemens AG 2000 2.1.1 Description of User Interface...6 2.1.2 Creating Programs...7 2.1.3 Editing the Diagram...12 2.1.4 Program Documentation...14 2.2.1 Starting the

### Generating MIF files

Generating MIF files Introduction In order to load our handwritten (or compiler generated) MIPS assembly problems into our instruction ROM, we need a way to assemble them into machine language and then

### PROFINET IRT: Getting Started with The Siemens CPU 315 PLC

PROFINET IRT: Getting Started with The Siemens CPU 315 PLC AN-674 Application Note This document shows how to demonstrate a working design using the PROFINET isochronous real-time (IRT) device firmware.

### Lesson 1 - Creating a Project

Lesson 1 - Creating a Project The goals for this lesson are: Create a project A project is a collection entity for an HDL design under specification or test. Projects ease interaction with the tool and

### MAX II ISP Update with I/O Control & Register Data Retention

MAX II ISP Update with I/O Control & Register Data Retention March 2006, ver 1.0 Application Note 410 Introduction MAX II devices support the real-time in-system mability (ISP) feature that allows you

### Circuit and System Representation. IC Designers must juggle several different problems

Circuit and System Representation IC Designers must juggle several different problems Multiple levels of abstraction IC designs requires refining an idea through many levels of detail, specification ->

### Life Cycle of a Memory Request. Ring Example: 2 requests for lock 17

Life Cycle of a Memory Request (1) Use AQR or AQW to place address in AQ (2) If A[31]==0, check for hit in DCache Ring (3) Read Hit: place cache word in RQ; Write Hit: replace cache word with WQ RDDest/RDreturn

### Lab 3: Introduction to Data Acquisition Cards

Lab 3: Introduction to Data Acquisition Cards INTRODUCTION: In this lab, you will be building a VI to display the input measured on a channel. However, within your own VI you will use LabVIEW supplied

### Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

Xilinx ISE Tutorial Department of Electrical and Computer Engineering State University of New York New Paltz Fall 2010 Baback Izadi Starting the ISE Software Start ISE from the

### Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

Dr. Greg Tumbush, gtumbush@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement

### Flip-Flops. Outline: 2. Timing noise

Outline: 2. Timing noise Flip-Flops Signal races, glitches FPGA example ( assign bad) Synchronous circuits and memory Logic gate example 4. Flip-Flop memory RS-latch example D and JK flip-flops Flip-flops

### CA ERwin Process Modeler Data Flow Diagramming

CA ERwin Process Modeler Data Flow Diagramming Overview Guide r7.3 This documentation and any related computer software help programs (hereinafter referred to as the Documentation ) is for the end user

### Getting Started Using Mentor Graphic s ModelSim

Getting Started Using Mentor Graphic s ModelSim There are two modes in which to compile designs in ModelSim, classic/traditional mode and project mode. This guide will give you a short tutorial in using

### 1. Objectives. 2. Create new project. 3. XOR gate

EE 121 October 1, 2002 Digital Design Laboratory Handout #3 Laboratory Assignment #1 Introduction to Xilinx Foundation Design Software Due date: Thursday, October 10, at the beginning of class To be completed

### Traffic Light Controller. Digital Systems Design. Dr. Ted Shaneyfelt

Traffic Light Controller Digital Systems Design Dr. Ted Shaneyfelt December 3, 2008 Table of Contents I. Introduction 3 A. Problem Statement 3 B. Illustration 3 C. State Machine 3 II. Procedure 4 A. State

### 4 Combinational Components

Chapter 4 Combinational Components Page of 8 4 Combinational Components In constructing large digital circuits, instead of starting with the basic gates as building blocks, we often start with larger building

### Counter/shift-register model. State machine model (cont d) General state machine model

CSE 37 Spring 26 Introduction to igital esign Lecture 8: Moore and Mealy Machines Last Lecture Finite State Machines Today Moore and Mealy Machines Counter/shift-register model Values stored in registers

### (Refer Slide Time: 00:01:16 min)

Digital Computer Organization Prof. P. K. Biswas Department of Electronic & Electrical Communication Engineering Indian Institute of Technology, Kharagpur Lecture No. # 04 CPU Design: Tirning & Control

### Stratix II Device System Power Considerations

Stratix II Device System Power Considerations June 2004, ver. 1.0 Application Note 355 Introduction Power Components Altera developed Stratix II devices using a 90-nm process technology optimized for performance

### Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit

1 Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENT OF FOR THE DEGREE IN Bachelor of Technology In Electronics and Communication

### Synplify and Synplify Pro synthesis and Options

Synplify and Synplify Pro synthesis and Options Synplify is a synthesis tool that can effectively synthesize VHDL, Verilog and Mixed language designs to create EDIF netlists. For detailed information about

### Experiment #3 Programming the PLC Via Ladder logic. OBJECTIVES After successfully completing this laboratory, you should be able to:

Experiment #3 Programming the PLC Via Ladder logic OBJECTIVES After successfully completing this laboratory, you should be able to: to convert a simple electrical ladder diagram to a PLC program. Know

### Digital Circuit Design Using Xilinx ISE Tools

Digital Circuit Design Using Xilinx ISE Tools Contents 1. Introduction... 1 2. Programmable Logic Device: FPGA... 2 3. Creating a New Project... 2 4. Synthesis and Implementation of the Design... 11 5.

### Counters and Decoders

Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

### Excel 2007 Tutorial - Draft

These notes will serve as a guide and reminder of several features in Excel 2007 that make the use of a spreadsheet more like an interactive thinking tool. The basic features/options to be explored are:

### 1. Realization of gates using Universal gates

1. Realization of gates using Universal gates Aim: To realize all logic gates using NAND and NOR gates. Apparatus: S. No Description of Item Quantity 1. IC 7400 01 2. IC 7402 01 3. Digital Trainer Kit

### Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.

Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model. Introduction To Mentor Graphics Mentor Graphics BOLD browser allows

### Using Flow Control with the HEAD Recorder

03/15 Using with the HEAD Recorder The HEAD Recorder is a data acquisition software program that features an editable Flow Control function. This function allows complex program sequences to be predefined,

### Getting Started with IntelleView POS Administrator Software

ModelSim Tutorial Software Version 10.0d 1991-2011 Mentor Graphics Corporation All rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient

### RTL Logic Synthesis Tutorial

RTL Logic Synthesis Tutorial This tutorial is adapted from the tutorial created by Mircea R. Stan from the University of Virginia and has been modified for the ECE484 class in fall 2010. The following

### Flip-Flops, Registers, Counters, and a Simple Processor

June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number

### Binary Adder. sum of 2 binary numbers can be larger than either number need a carry-out to store the overflow

Binary Addition single bit addition Binary Adder sum of 2 binary numbers can be larger than either number need a carry-out to store the overflow Half-Adder 2 inputs (x and y) and 2 outputs (sum and carry)

### HI-TECH C SETUP GUIDE. Hi-Tech C - Setup Guide..

Hi-Tech C - Setup Guide.. 1. Introduction and overview The HI-TECH C Compiler for PIC10/12/16 MCUs (Lite mode) is a freeware compiler. It supports all PIC10, PIC12 and PIC16 series devices. The features

### Introduction to Microsoft Excel 2010

Introduction to Microsoft Excel 2010 Screen Elements Quick Access Toolbar The Ribbon Formula Bar Expand Formula Bar Button File Menu Vertical Scroll Worksheet Navigation Tabs Horizontal Scroll Bar Zoom

### Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann

Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7- Registers and Load Enable 7-2 Register Transfers 7-3 Register Transfer Operations 7-4 A Note for VHDL and Verilog Users

### Chapter 4. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 4 <1>

Chapter 4 Digital Design and Computer Architecture, 2 nd Edition David Money Harris and Sarah L. Harris Chapter 4 Chapter 4 :: Topics Introduction Combinational Logic Structural Modeling Sequential

### Getting Started with Calc: The spreadsheet component of OpenOffice.org

Getting Started with Calc: The spreadsheet component of OpenOffice.org Title: Getting Started with Calc: The spreadsheet component of OpenOffice.org Version: 1.0 First edition: January 2005 First English

### Sage Abra SQL HRMS Reports. User Guide

Sage Abra SQL HRMS Reports User Guide 2010 Sage Software, Inc. All rights reserved. Sage, the Sage logos, and the Sage product and service names mentioned herein are registered trademarks or trademarks

### Multiplexers Two Types + Verilog

Multiplexers Two Types + Verilog ENEE 245: Digital Circuits and ystems Laboratory Lab 7 Objectives The objectives of this laboratory are the following: To become familiar with continuous ments and procedural

### DEPARTMENT OF INFORMATION TECHNLOGY

DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453

### AVR151: Setup and Use of the SPI. Introduction. Features. Atmel AVR 8-bit Microcontroller APPLICATION NOTE

Atmel AVR 8-bit Microcontroller AVR151: Setup and Use of the SPI APPLICATION NOTE Introduction This application note describes how to set up and use the on-chip Serial Peripheral Interface (SPI) of the

### IDDERO HOME SERVER. Quick start guide. www.iddero.com 150302-02

IDDERO HOME SERVER Quick start guide www.iddero.com 150302-02 TABLE OF CONTENTS 1 INTRODUCTION... 3 2 IDDERO CONFIGURATION SOFTWARE... 3 2.1 Installation and First Steps...3 3 IDDERO HOME SERVER CONFIGURATION...

### RTL Technology and Schematic Viewers

RTL Technology and Schematic Viewers Tutorial [optional] [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development

Using the Pattern Generator Online Help Notices Agilent Technologies, Inc. 2001-2009 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or

### Using the Altera Serial Flash Loader Megafunction with the Quartus II Software

Using the Altera Flash Loader Megafunction with the Quartus II Software AN-370 Subscribe The Altera Flash Loader megafunction IP core is an in-system programming (ISP) solution for Altera serial configuration

### VHDL Test Bench Tutorial

University of Pennsylvania Department of Electrical and Systems Engineering ESE171 - Digital Design Laboratory VHDL Test Bench Tutorial Purpose The goal of this tutorial is to demonstrate how to automate

### RemoteWare Software Manager

RemoteWare Software Manager Client User s Guide Version 2.0 RemoteWare Software Manager Client User s Guide Version 2.0 This document was prepared to assist licensed users of RemoteWare by XcelleNet, Inc.;

### EECS 270 Verilog Reference: Combinational Logic

EECS 270 Verilog Reference: Combinational Logic 1 Introduction The goal of this document is to teach you about Verilog and show you the aspects of this language you will need in the 270 lab. Verilog is

### Bitrix Site Manager 4.1. User Guide

Bitrix Site Manager 4.1 User Guide 2 Contents REGISTRATION AND AUTHORISATION...3 SITE SECTIONS...5 Creating a section...6 Changing the section properties...8 SITE PAGES...9 Creating a page...10 Editing

### NEC Express5800 Series NEC ESMPRO AlertManager User's Guide

NEC Express5800 Series NEC ESMPRO AlertManager User's Guide 7-2006 ONL-4152aN-COMMON-128-99-0606 PROPRIETARY NOTICE AND LIABILITY DISCLAIMER The information disclosed in this document, including all designs

### NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential

### ECE232: Hardware Organization and Design. Part 3: Verilog Tutorial. http://www.ecs.umass.edu/ece/ece232/ Basic Verilog

ECE232: Hardware Organization and Design Part 3: Verilog Tutorial http://www.ecs.umass.edu/ece/ece232/ Basic Verilog module ();

### Studio Visual Steps. A Short Guide to Windows Internet Explorer 9

Studio Visual Steps A Short Guide to Windows Internet Explorer 9 2011 Visual Steps B.V. This book has been written using the Visual Steps method. Translated by Chris Hollingsworth, 1 st Resources Edited

### Digital Electronics Detailed Outline

Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept