Chebyshev I Bandpass IIR Filter with 6 th Order

Size: px
Start display at page:

Download "Chebyshev I Bandpass IIR Filter with 6 th Order"

Transcription

1 Chebyshev I Bandpass IIR Filter with 6 th Order Study Group: IEM2 Hand in Date: Group Members: Chao Chen Bing Li Chao Wang Professor: Prof. Dr. Schwarz 1

2 Contents 1. Introduction Analysis Cascade Structure Scaling Matlab Simulation Implementation Order2_IIR.vhd Order6_IIR.vhd Mono_gen.vhd Top Entity Package Implementation Result Conclusion Reference...23 Figures Figure 1 Cascade structure for 6 th order IIR...4 Figure 2 Matlab file coef.m...6 Figure 3 code listing of dec2bin.c...8 Figure 4 Matlab calculated frequency response of structure in figure Figure 5 Simulation diagram (step response)...9 Figure 6 SOS transposed form for VHDL modeling in case of ai < Figure 7 Order2_IIR.vhd...12 Figure 8 Order6_IIR.vhd...14 Figure 9 Structure of VHDL modeling...14 Figure 10 Mono_gen.vhd...15 Figure 11 entity_iir.vhd...17 Figure 12 IIR_PKG.vhd...18 Figure 13 Measured frequency response of IIR filter (1)...19 Figure 14 Measured frequency response of IIR filter (2)...20 Figure 15 Measured frequency response of IIR filter (3)...20 Figure 16 Measured frequency response of IIR filter (4)...21 Figure 17 timing simulaton diagram of step response...21 Equations Equation 1 Sensitivity function...4 2

3 1. Introduction Digital filters are among the most significant components in digital signal processing applications. The function of a filter is to eliminate undesirable parts of the signal (random noise), or to extract signals in a particular frequency range. In this lab, a parallel IIR chebyshev type I bandpass filter which has 6 th order was developed. Comparing with FIR filter, because of the feedback mechanism, IIR filter is much efficient than FIR filter. Namely, with less order IIR can have even sharper transition bands than FIR filter. But the trade off is that, IIR doesn t have constant group delay, it may distort the output signals by change the time difference of different frequency components. The two biggest characteristics of our case are that, first the cascade parallel structure was used to realize high order filters, and each substructure represents 2 nd order filter. To realize the SOS structure, the matlab program is prepared to calculate the coefficients of each substructure; second, since fixed-point implementation was chosen*, therefore at each addition step overflow was checked carefully. The scaling using chebyshev norm was used to make output adder overflow free. This guarantees that the output y at each stage would be less than 1. Since the Q format is used, only fractional number can be represented in this form. Because the scaling of output adders does not guaranty overflow free of internal adders, one guard bit is added which is proved to be enough during the lab to avoid the internal adders overflow. The input and output signal vector width is 12 bit which is enough for precision and 11 bit vector width is used for coefficients. At first the internal signals vector width with 17 bit was used. The result of IIR filter was good, then 13 bit, even 10 bit was tried which work still good. * Because Fixed-point implementation has some benefits comparing to floating-point implementation. F.e. cost effective, better precision and less hardware complicated. 3

4 2. Analysis 2.1 Cascade Structure High order IIR filters should be represented and implemented with a cascade of second order sections (SOS). According to the sensitivity function (Which describes the influence of coefficient changes on pole location, equation 1), the nominator decreases the sensitivity with a reduced number of poles (small N). This is the main reason to implement cascaded SOSs which reduces the denominator to one factor. p a i i = N j= 1, j i p N k i ( p i p j ) Equation 1 Sensitivity function The cascade structure for 6 order IIR is shown in the following figure. G 03( z ) G 02 ( z ) G 01( z ) Y Interface Not necessary S ( 1G1 z) S 2G2 ( z) S 3G3( z) Figure 1 Cascade structure for 6 th order IIR Transposed form II was used, because it provides an advantage that input excitation is performed by attenuated x input, and supports overflow free of internal adders. 4

5 2.2 Scaling Scaling procedure based on estimation of scaling factors i = I i S 1 / which provide maximum amplitudes in nodes y i but prevent the output adders from overflow: 1. Calculate norm I 1 of G 01( z ) and scale the transfer function: S ( ) ( 1G1 z = G1s z). 2. Calculate norm I 2 of S 1G1( z) G2 ( z) and scale the transfer function: S ( 2G2 2s z z) = G ( ). 3. Calculate norm I 3 of S 1G1 ( z) S 2G2 ( z) G3 ( z) and scale the transfer function: S ( 3G3 3s z z) = G ( ). 4. The transfer function of the secaled cascade of SOS will become: S 1G1 ( z) S 2G2 ( z) S3G3 ( z) 2.3 Matlab Simulation The following figure shows the Matlab calculations with equations. Passband edge frequency with -3dB Scaling factor result 5

6 b i = 0 no dc gain, no low pass After scaling all coefficients are less than 1 b0=b2, b1=2b0 lowpass Scaled coefficients results of binary representation Figure 2 Matlab file coef.m The scaled coefficients are shown between line 33 to line 35 in decimal format. The binary s representations are shown between line 37 to line 39 which are created by the c file dec2bin.c (Figure 3). 11 bit coefficient 6

7 7

8 Figure 3 code listing of dec2bin.c The following figure shows the Matlab calculated results. Figure 4 Matlab calculated frequency response of structure in figure 1 After scaling the maximum output of each SOS is equal or less than 1. 8

9 The following figure shows the step response. [b,a] = cheby1(3, 3, [ ]); SYS = TF(b,a,1); step(sys);grid; Figure 5 Simulation diagram (step response) 9

10 3. Implementation 3.1 Order2_IIR.vhd One 2 nd order transpose form II IIR filter structure with bit descriptions is shown in the following figure. Only one sign bit is needed, due to scaling no overflow exist. Then converted into 17 bit [22:6]. After multiplication there are two sign bits, one sign bit is used as guard bit. Because the coefficients are less than 1, one sign bit is enough. Figure 6 SOS transposed form for VHDL modeling in case of ai <1 This bandpass IIR filter is of 6 th order, and is implemented using cascaded SOS structure. There are two basic ways to realize it. One way is that only one SOS is developed, because each SOS is nearly the same except the different coefficients. 6 order filter is realized by just instantiating the SOS for three times. This way simplifies the development, since only one SOS is coded. The other way is that all three SOSs are coded. This way treats each coefficient carefully. For example from line 33 of the figure 2 we can see that b1 equals 0, so b1 is not needed to be multiplied by x, that means one multiplier is saved. Using this way some additional work must be done in order to save hardware. In this lab report the first way was implemented. In order to save hardware less internal signal vector width can be used. During the lab the 13 bit and even 10 bit were tried, the IIR filter works fine. If another passband edge frequencies are chosen, the a i coefficients maybe greater than one. In this case one sign bit and one guard bit must be used to realize the value greater than 1. The following figure shows the VHDL source code. 10

11 Each SOS can use generic map to initialize the coefficients. The internal signals have one guard bit to avoid the addition overflow. One sign bit can be used as guard bit. Saturation is not needed because of scaling 11

12 The format of Sum0 is sg.msb...lsb (16:0) Because of scaling no overflow will occur, bit 16 and 15 are the same. Only one sign bit is needed for the feedback signal. Figure 7 Order2_IIR.vhd Because the scaling of output adders does not guaranty overflow free internal adders, one guard bit of the internal signal is needed. During the lab we saw that one bit guard bit is enough. In this implementation the output is delayed by one clock cycle, that is, one delay element is added after the feedback. The enable signal should be also delayed by one clock cycle. It is still a parallel structure where the SOSs are separated by pipelining register in order to cut off the chain of multipliers and adders (comp. fig 1). The latency increases but the throughput remains the same as without pipelining. 3.2 Order6_IIR.vhd This file instances three times the order2_iir in order to get the 6 order IIR. 12

13 Initialize the coefficients by generic map 13

14 Never be used, can be open Figure 8 Order6_IIR.vhd Order6_IIR connects the 3 SOS IIR filters to realize the 6 order IIR filter. The last output register y is not necessary because the interface component's input consists of a register which is loaded in parallel and shifted out in serial. 3.3 Mono_gen.vhd Because the ready signal which the interface provides lasts two clock cycles, the Mono_gen.vhd file is used to reduce the ready signal duration to 1 clock cycle. The following figure shows the structure of implementation. Figure 9 Structure of VHDL modeling The VHDL source code is shown in the following figure. 14

15 Figure 10 Mono_gen.vhd 3.4 Top Entity This file connects all components together. The VHDL source code is show in the following figure. 15

16 16

17 Figure 11 entity_iir.vhd Component CODEC_FPGA is the same as the Lab FIR, so the detail will not be mentioned in this report. 3.5 Package 17

18 Figure 12 IIR_PKG.vhd 18

19 3.6 Implementation Result Figure 13 and figure 14 show the implementation result using spectrum analyser. The passband edge frequency we chose is (0.4, 0.6), that is 0.4 * fn = 0.4 * 48 khz / 2 = 9.6 khz 0.6 * fn = 0.6 * 48 khz / 2 = 14.4 khz. That is nearly the same as the measured value. The difference is due to the not precise measurement. After scaling the maximum magnitude should be 1, namely 0 db, but the figure 15 shows the maximum magnitude is about -32dB. This is because of the Codec attenuation. The magnitude of Codec between frequency 0 and 22 khz is nearly -32 db. The passband ripple is 3 db getting from figure 15 and figure 16 which is fulfilled the specification. Figure 13 Measured frequency response of IIR filter (1) 19

20 Figure 14 Measured frequency response of IIR filter (2) Figure 15 Measured frequency response of IIR filter (3) 20

21 Figure 16 Measured frequency response of IIR filter (4) Figure 17 timing simulaton diagram of step response 21

22 The figure 17 shows the simulation diagram of step response (comparing with figure 5). 22

23 4. Conclusion In this lab, a parallel IIR chebyshev type I bandpass filter which has 6 th order was developed. The cascade parallel structure was used to realize the 6 th order filters, and each substructure represents 2 order filter. The matlab program was used to calculate the coefficients of each substructure. During the implementation only one SOS is developed, because each SOS is nearly the same except the different coefficients. 6 th order filter is realized by just instancing the SOS for three times. This way simplifies the development, since only one SOS is coded. The fixed-point implementation is chosen.the scaling using chebyshev norm was used to make output adder overflow free. One guard bit is added which is proved to be enough during the lab to avoid the internal adders overflow. The internal signals vector width with 17 bit was used at first. The result of IIR filter was good, then 13 bit, even 10 bit was tried which worked still good. 5. Reference Prof. Dr. B. Schwarz Script of DSP with FPGAs Script of Digital Systems

Infinite Impulse Response Filter Structures in Xilinx FPGAs

Infinite Impulse Response Filter Structures in Xilinx FPGAs White Paper: Spartan -3A DSP, Virtex -5/Virtex-4 FPGAs, LogiCOE IP WP330 (v1.2) August 10, 2009 Infinite Impulse esponse Filter Structures in Xilinx FPGAs By: Michael Francis A large percentage of filters

More information

LMS is a simple but powerful algorithm and can be implemented to take advantage of the Lattice FPGA architecture.

LMS is a simple but powerful algorithm and can be implemented to take advantage of the Lattice FPGA architecture. February 2012 Introduction Reference Design RD1031 Adaptive algorithms have become a mainstay in DSP. They are used in wide ranging applications including wireless channel estimation, radar guidance systems,

More information

Design of Efficient Digital Interpolation Filters for Integer Upsampling. Daniel B. Turek

Design of Efficient Digital Interpolation Filters for Integer Upsampling. Daniel B. Turek Design of Efficient Digital Interpolation Filters for Integer Upsampling by Daniel B. Turek Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements

More information

Transition Bandwidth Analysis of Infinite Impulse Response Filters

Transition Bandwidth Analysis of Infinite Impulse Response Filters Transition Bandwidth Analysis of Infinite Impulse Response Filters Sujata Prabhakar Department of Electronics and Communication UCOE Punjabi University, Patiala Dr. Amandeep Singh Sappal Associate Professor

More information

Em bedded DSP : I ntroduction to Digital Filters

Em bedded DSP : I ntroduction to Digital Filters Embedded DSP : Introduction to Digital Filters 1 Em bedded DSP : I ntroduction to Digital Filters Digital filters are a important part of DSP. In fact their extraordinary performance is one of the keys

More information

Introduction to Xilinx System Generator Part II. Evan Everett and Michael Wu ELEC 433 - Spring 2013

Introduction to Xilinx System Generator Part II. Evan Everett and Michael Wu ELEC 433 - Spring 2013 Introduction to Xilinx System Generator Part II Evan Everett and Michael Wu ELEC 433 - Spring 2013 Outline Introduction to FPGAs and Xilinx System Generator System Generator basics Fixed point data representation

More information

Understanding CIC Compensation Filters

Understanding CIC Compensation Filters Understanding CIC Compensation Filters April 2007, ver. 1.0 Application Note 455 Introduction f The cascaded integrator-comb (CIC) filter is a class of hardware-efficient linear phase finite impulse response

More information

The front end of the receiver performs the frequency translation, channel selection and amplification of the signal.

The front end of the receiver performs the frequency translation, channel selection and amplification of the signal. Many receivers must be capable of handling a very wide range of signal powers at the input while still producing the correct output. This must be done in the presence of noise and interference which occasionally

More information

SECTION 6 DIGITAL FILTERS

SECTION 6 DIGITAL FILTERS SECTION 6 DIGITAL FILTERS Finite Impulse Response (FIR) Filters Infinite Impulse Response (IIR) Filters Multirate Filters Adaptive Filters 6.a 6.b SECTION 6 DIGITAL FILTERS Walt Kester INTRODUCTION Digital

More information

Filter Comparison. Match #1: Analog vs. Digital Filters

Filter Comparison. Match #1: Analog vs. Digital Filters CHAPTER 21 Filter Comparison Decisions, decisions, decisions! With all these filters to choose from, how do you know which to use? This chapter is a head-to-head competition between filters; we'll select

More information

Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP

Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP Department of Electrical and Computer Engineering Ben-Gurion University of the Negev LAB 1 - Introduction to USRP - 1-1 Introduction In this lab you will use software reconfigurable RF hardware from National

More information

2.161 Signal Processing: Continuous and Discrete Fall 2008

2.161 Signal Processing: Continuous and Discrete Fall 2008 MT OpenCourseWare http://ocw.mit.edu.6 Signal Processing: Continuous and Discrete Fall 00 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. MASSACHUSETTS

More information

Implementation of the LMS Algorithm for Noise Cancellation on Speech Using the ARM LPC2378 Processor.

Implementation of the LMS Algorithm for Noise Cancellation on Speech Using the ARM LPC2378 Processor. School of Mathematics and Systems Engineering Reports from MSI - Rapporter från MSI Implementation of the LMS Algorithm for Noise Cancellation on Speech Using the ARM LPC2378 Processor. Cesar Augusto Azurdia

More information

How to Design 10 khz filter. (Using Butterworth filter design) Application notes. By Vadim Kim

How to Design 10 khz filter. (Using Butterworth filter design) Application notes. By Vadim Kim How to Design 10 khz filter. (Using Butterworth filter design) Application notes. By Vadim Kim This application note describes how to build a 5 th order low pass, high pass Butterworth filter for 10 khz

More information

Introduction to IQ-demodulation of RF-data

Introduction to IQ-demodulation of RF-data Introduction to IQ-demodulation of RF-data by Johan Kirkhorn, IFBT, NTNU September 15, 1999 Table of Contents 1 INTRODUCTION...3 1.1 Abstract...3 1.2 Definitions/Abbreviations/Nomenclature...3 1.3 Referenced

More information

Non-Data Aided Carrier Offset Compensation for SDR Implementation

Non-Data Aided Carrier Offset Compensation for SDR Implementation Non-Data Aided Carrier Offset Compensation for SDR Implementation Anders Riis Jensen 1, Niels Terp Kjeldgaard Jørgensen 1 Kim Laugesen 1, Yannick Le Moullec 1,2 1 Department of Electronic Systems, 2 Center

More information

IIR Half-band Filter Design with TMS320VC33 DSP

IIR Half-band Filter Design with TMS320VC33 DSP IIR Half-band Filter Design with TMS320VC33 DSP Ottó Nyári, Tibor Szakáll, Péter Odry Polytechnical Engineering College, Marka Oreskovica 16, Subotica, Serbia and Montenegro nyario@vts.su.ac.yu, tibi@vts.su.ac.yu,

More information

MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN. zl2211@columbia.edu. ml3088@columbia.edu

MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN. zl2211@columbia.edu. ml3088@columbia.edu MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN Zheng Lai Zhao Liu Meng Li Quan Yuan zl2215@columbia.edu zl2211@columbia.edu ml3088@columbia.edu qy2123@columbia.edu I. Overview Architecture The purpose

More information

Sampling Theorem Notes. Recall: That a time sampled signal is like taking a snap shot or picture of signal periodically.

Sampling Theorem Notes. Recall: That a time sampled signal is like taking a snap shot or picture of signal periodically. Sampling Theorem We will show that a band limited signal can be reconstructed exactly from its discrete time samples. Recall: That a time sampled signal is like taking a snap shot or picture of signal

More information

PIEZO FILTERS INTRODUCTION

PIEZO FILTERS INTRODUCTION For more than two decades, ceramic filter technology has been instrumental in the proliferation of solid state electronics. A view of the future reveals that even greater expectations will be placed on

More information

The string of digits 101101 in the binary number system represents the quantity

The string of digits 101101 in the binary number system represents the quantity Data Representation Section 3.1 Data Types Registers contain either data or control information Control information is a bit or group of bits used to specify the sequence of command signals needed for

More information

Floating Point Fused Add-Subtract and Fused Dot-Product Units

Floating Point Fused Add-Subtract and Fused Dot-Product Units Floating Point Fused Add-Subtract and Fused Dot-Product Units S. Kishor [1], S. P. Prakash [2] PG Scholar (VLSI DESIGN), Department of ECE Bannari Amman Institute of Technology, Sathyamangalam, Tamil Nadu,

More information

Frequency Response of Filters

Frequency Response of Filters School of Engineering Department of Electrical and Computer Engineering 332:224 Principles of Electrical Engineering II Laboratory Experiment 2 Frequency Response of Filters 1 Introduction Objectives To

More information

QAM Demodulation. Performance Conclusion. o o o o o. (Nyquist shaping, Clock & Carrier Recovery, AGC, Adaptive Equaliser) o o. Wireless Communications

QAM Demodulation. Performance Conclusion. o o o o o. (Nyquist shaping, Clock & Carrier Recovery, AGC, Adaptive Equaliser) o o. Wireless Communications 0 QAM Demodulation o o o o o Application area What is QAM? What are QAM Demodulation Functions? General block diagram of QAM demodulator Explanation of the main function (Nyquist shaping, Clock & Carrier

More information

73M2901CE Programming the Imprecise Call Progress Monitor Filter

73M2901CE Programming the Imprecise Call Progress Monitor Filter A Maxim Integrated Products Brand 73M2901CE Programming the Imprecise Call Progress Monitor Filter APPLICATION NOTE AN_2901CE_042 March 2009 Introduction The Teridian 73M2901CE integrated circuit modem

More information

Consumer Emergency Vehicle Alert System

Consumer Emergency Vehicle Alert System Consumer Emergency Vehicle Alert System Robert Anderson, Austen Gray, Clayton Moore, Nicholas Saunders Department of ECCS and Department of Mechanical Engineering Ohio Northern University Ada, Ohio 45810

More information

Analog Filters. A common instrumentation filter application is the attenuation of high frequencies to avoid frequency aliasing in the sampled data.

Analog Filters. A common instrumentation filter application is the attenuation of high frequencies to avoid frequency aliasing in the sampled data. Analog Filters Filters can be used to attenuate unwanted signals such as interference or noise or to isolate desired signals from unwanted. They use the frequency response of a measuring system to alter

More information

Implementation of Digital Signal Processing: Some Background on GFSK Modulation

Implementation of Digital Signal Processing: Some Background on GFSK Modulation Implementation of Digital Signal Processing: Some Background on GFSK Modulation Sabih H. Gerez University of Twente, Department of Electrical Engineering s.h.gerez@utwente.nl Version 4 (February 7, 2013)

More information

Digital Guitar Effects Pedal

Digital Guitar Effects Pedal Digital Guitar Effects Pedal 01001000100000110000001000001100 010010001000 Jonathan Fong John Shefchik Advisor: Dr. Brian Nutter SPRP499 Texas Tech University jonathan.fong@ttu.edu Presentation Outline

More information

Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications

Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications Application Report SBAA094 June 2003 Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications Miroslav Oljaca, Tom Hendrick Data Acquisition Products ABSTRACT

More information

Laboratory #5: RF Filter Design

Laboratory #5: RF Filter Design EEE 194 RF Laboratory Exercise 5 1 Laboratory #5: RF Filter Design I. OBJECTIVES A. Design a third order low-pass Chebyshev filter with a cutoff frequency of 330 MHz and 3 db ripple with equal terminations

More information

Counters and Decoders

Counters and Decoders Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

More information

A DESIGN OF DSPIC BASED SIGNAL MONITORING AND PROCESSING SYSTEM

A DESIGN OF DSPIC BASED SIGNAL MONITORING AND PROCESSING SYSTEM ISTANBUL UNIVERSITY JOURNAL OF ELECTRICAL & ELECTRONICS ENGINEERING YEAR VOLUME NUMBER : 2009 : 9 : 1 (921-927) A DESIGN OF DSPIC BASED SIGNAL MONITORING AND PROCESSING SYSTEM Salih ARSLAN 1 Koray KÖSE

More information

Ultrasound Distance Measurement

Ultrasound Distance Measurement Final Project Report E3390 Electronic Circuits Design Lab Ultrasound Distance Measurement Yiting Feng Izel Niyage Asif Quyyum Submitted in partial fulfillment of the requirements for the Bachelor of Science

More information

NETWORK STRUCTURES FOR IIR SYSTEMS. Solution 12.1

NETWORK STRUCTURES FOR IIR SYSTEMS. Solution 12.1 NETWORK STRUCTURES FOR IIR SYSTEMS Solution 12.1 (a) Direct Form I (text figure 6.10) corresponds to first implementing the right-hand side of the difference equation (i.e. the eros) followed by the left-hand

More information

Time series analysis Matlab tutorial. Joachim Gross

Time series analysis Matlab tutorial. Joachim Gross Time series analysis Matlab tutorial Joachim Gross Outline Terminology Sampling theorem Plotting Baseline correction Detrending Smoothing Filtering Decimation Remarks Focus on practical aspects, exercises,

More information

Digital Signal Processing Complete Bandpass Filter Design Example

Digital Signal Processing Complete Bandpass Filter Design Example Digital Signal Processing Complete Bandpass Filter Design Example D. Richard Brown III D. Richard Brown III 1 / 10 General Filter Design Procedure discrete-time filter specifications prewarp DT frequency

More information

VHDL Test Bench Tutorial

VHDL Test Bench Tutorial University of Pennsylvania Department of Electrical and Systems Engineering ESE171 - Digital Design Laboratory VHDL Test Bench Tutorial Purpose The goal of this tutorial is to demonstrate how to automate

More information

Digital to Analog Converter. Raghu Tumati

Digital to Analog Converter. Raghu Tumati Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................

More information

Introduction to Digital Filters

Introduction to Digital Filters CHAPTER 14 Introduction to Digital Filters Digital filters are used for two general purposes: (1) separation of signals that have been combined, and (2) restoration of signals that have been distorted

More information

NAPIER University School of Engineering. Electronic Systems Module : SE32102 Analogue Filters Design And Simulation. 4 th order Butterworth response

NAPIER University School of Engineering. Electronic Systems Module : SE32102 Analogue Filters Design And Simulation. 4 th order Butterworth response NAPIER University School of Engineering Electronic Systems Module : SE32102 Analogue Filters Design And Simulation. 4 th order Butterworth response In R1 R2 C2 C1 + Opamp A - R1 R2 C2 C1 + Opamp B - Out

More information

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION Introduction The outputs from sensors and communications receivers are analogue signals that have continuously varying amplitudes. In many systems

More information

Teaching DSP through the Practical Case Study of an FSK Modem

Teaching DSP through the Practical Case Study of an FSK Modem Disclaimer: This document was part of the First European DSP Education and Research Conference. It may have been written by someone whose native language is not English. TI assumes no liability for the

More information

An Introduction to Digital Filters

An Introduction to Digital Filters TM An Introduction to Digital Filters Application Note January 1999 AN9603.2 Introduction Digital Signal Processing (DSP) affords greater flexibility, higher performance (in terms of attenuation and selectivity),

More information

Module 13 : Measurements on Fiber Optic Systems

Module 13 : Measurements on Fiber Optic Systems Module 13 : Measurements on Fiber Optic Systems Lecture : Measurements on Fiber Optic Systems Objectives In this lecture you will learn the following Measurements on Fiber Optic Systems Attenuation (Loss)

More information

Positive Feedback and Oscillators

Positive Feedback and Oscillators Physics 3330 Experiment #6 Fall 1999 Positive Feedback and Oscillators Purpose In this experiment we will study how spontaneous oscillations may be caused by positive feedback. You will construct an active

More information

AN-837 APPLICATION NOTE

AN-837 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 916 Norwood, MA 262-916, U.S.A. Tel: 781.329.47 Fax: 781.461.3113 www.analog.com DDS-Based Clock Jitter Performance vs. DAC Reconstruction Filter Performance

More information

First, we show how to use known design specifications to determine filter order and 3dB cut-off

First, we show how to use known design specifications to determine filter order and 3dB cut-off Butterworth Low-Pass Filters In this article, we describe the commonly-used, n th -order Butterworth low-pass filter. First, we show how to use known design specifications to determine filter order and

More information

ELECTRONIC FILTER DESIGN HANDBOOK

ELECTRONIC FILTER DESIGN HANDBOOK ELECTRONIC FILTER DESIGN HANDBOOK Arthur B.Williams Fred J.Taylor Fourth Edition McGFUW-HILL New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney

More information

FPGA. AT6000 FPGAs. Application Note AT6000 FPGAs. 3x3 Convolver with Run-Time Reconfigurable Vector Multiplier in Atmel AT6000 FPGAs.

FPGA. AT6000 FPGAs. Application Note AT6000 FPGAs. 3x3 Convolver with Run-Time Reconfigurable Vector Multiplier in Atmel AT6000 FPGAs. 3x3 Convolver with Run-Time Reconfigurable Vector Multiplier in Atmel AT6000 s Introduction Convolution is one of the basic and most common operations in both analog and digital domain signal processing.

More information

How To Calculate The Power Gain Of An Opamp

How To Calculate The Power Gain Of An Opamp A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 8 p. 1/23 EE 42/100 Lecture 8: Op-Amps ELECTRONICS Rev C 2/8/2012 (9:54 AM) Prof. Ali M. Niknejad University of California, Berkeley

More information

MATRIX TECHNICAL NOTES

MATRIX TECHNICAL NOTES 200 WOOD AVENUE, MIDDLESEX, NJ 08846 PHONE (732) 469-9510 FAX (732) 469-0418 MATRIX TECHNICAL NOTES MTN-107 TEST SETUP FOR THE MEASUREMENT OF X-MOD, CTB, AND CSO USING A MEAN SQUARE CIRCUIT AS A DETECTOR

More information

CHAPTER 6 Frequency Response, Bode Plots, and Resonance

CHAPTER 6 Frequency Response, Bode Plots, and Resonance ELECTRICAL CHAPTER 6 Frequency Response, Bode Plots, and Resonance 1. State the fundamental concepts of Fourier analysis. 2. Determine the output of a filter for a given input consisting of sinusoidal

More information

AVR223: Digital Filters with AVR. 8-bit Microcontrollers. Application Note. Features. 1 Introduction

AVR223: Digital Filters with AVR. 8-bit Microcontrollers. Application Note. Features. 1 Introduction AVR223: Digital Filters with AVR Features Implementation of Digital Filters Coefficient and Data scaling Fast Implementation of 4 th Order FIR Filter Fast Implementation of 2 nd Order IIR Filter Methods

More information

ELEN E4810: Digital Signal Processing Topic 8: Filter Design: IIR

ELEN E4810: Digital Signal Processing Topic 8: Filter Design: IIR ELEN E48: Digital Signal Processing Topic 8: Filter Design: IIR. Filter Design Specifications 2. Analog Filter Design 3. Digital Filters from Analog Prototypes . Filter Design Specifications The filter

More information

Lock - in Amplifier and Applications

Lock - in Amplifier and Applications Lock - in Amplifier and Applications What is a Lock in Amplifier? In a nut shell, what a lock-in amplifier does is measure the amplitude V o of a sinusoidal voltage, V in (t) = V o cos(ω o t) where ω o

More information

SIGNAL PROCESSING & SIMULATION NEWSLETTER

SIGNAL PROCESSING & SIMULATION NEWSLETTER 1 of 10 1/25/2008 3:38 AM SIGNAL PROCESSING & SIMULATION NEWSLETTER Note: This is not a particularly interesting topic for anyone other than those who ar e involved in simulation. So if you have difficulty

More information

Experiment # (4) AM Demodulator

Experiment # (4) AM Demodulator Islamic University of Gaza Faculty of Engineering Electrical Department Experiment # (4) AM Demodulator Communications Engineering I (Lab.) Prepared by: Eng. Omar A. Qarmout Eng. Mohammed K. Abu Foul Experiment

More information

High Speed and Efficient 4-Tap FIR Filter Design Using Modified ETA and Multipliers

High Speed and Efficient 4-Tap FIR Filter Design Using Modified ETA and Multipliers High Speed and Efficient 4-Tap FIR Filter Design Using Modified ETA and Multipliers Mehta Shantanu Sheetal #1, Vigneswaran T. #2 # School of Electronics Engineering, VIT University Chennai, Tamil Nadu,

More information

Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note 1304-6

Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note 1304-6 Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements Application Note 1304-6 Abstract Time domain measurements are only as accurate as the trigger signal used to acquire them. Often

More information

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 46 Per-pin Signal Generator

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 46 Per-pin Signal Generator Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 46 Per-pin Signal Generator Advantest Corporation, Tokyo Japan August 2012 Preface to the Series ADC and DAC are the most typical

More information

Analog and Digital Filters Anthony Garvert November 13, 2015

Analog and Digital Filters Anthony Garvert November 13, 2015 Analog and Digital Filters Anthony Garvert November 13, 2015 Abstract In circuit analysis and performance, a signal transmits some form of information, such as a voltage or current. However, over a range

More information

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B. Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology Electronics & Communication Engineering B.Tech III Semester 1. Electronic Devices Laboratory 2. Digital Logic Circuit Laboratory 3.

More information

Digital Signal Processing IIR Filter Design via Impulse Invariance

Digital Signal Processing IIR Filter Design via Impulse Invariance Digital Signal Processing IIR Filter Design via Impulse Invariance D. Richard Brown III D. Richard Brown III 1 / 11 Basic Procedure We assume here that we ve already decided to use an IIR filter. The basic

More information

Uniboard based digital receiver

Uniboard based digital receiver Uniboard based digital receiver G. Comoretto 1, A. Russo 1, G. Knittel 2 1- INAF Osservatorio di Arcetri 2- MPIfR Bonn Plus many others at Jive, Astron, Bordeaux, Bonn Summary Not really VLBI Pulsar timing:

More information

Design of FIR Filters

Design of FIR Filters Design of FIR Filters Elena Punskaya www-sigproc.eng.cam.ac.uk/~op205 Some material adapted from courses by Prof. Simon Godsill, Dr. Arnaud Doucet, Dr. Malcolm Macleod and Prof. Peter Rayner 68 FIR as

More information

Sophomore Physics Laboratory (PH005/105)

Sophomore Physics Laboratory (PH005/105) CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision

More information

Motorola Digital Signal Processors

Motorola Digital Signal Processors Motorola Digital Signal Processors Principles of Sigma-Delta Modulation for Analog-to- Digital Converters by Sangil Park, Ph. D. Strategic Applications Digital Signal Processor Operation MOTOROLA APR8

More information

Introduction to Receivers

Introduction to Receivers Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference (selectivity, images and distortion) Large dynamic range

More information

A DA Serial Multiplier Technique based on 32- Tap FIR Filter for Audio Application

A DA Serial Multiplier Technique based on 32- Tap FIR Filter for Audio Application A DA Serial Multiplier Technique ased on 32- Tap FIR Filter for Audio Application K Balraj 1, Ashish Raman 2, Dinesh Chand Gupta 3 Department of ECE Department of ECE Department of ECE Dr. B.R. Amedkar

More information

G(s) = Y (s)/u(s) In this representation, the output is always the Transfer function times the input. Y (s) = G(s)U(s).

G(s) = Y (s)/u(s) In this representation, the output is always the Transfer function times the input. Y (s) = G(s)U(s). Transfer Functions The transfer function of a linear system is the ratio of the Laplace Transform of the output to the Laplace Transform of the input, i.e., Y (s)/u(s). Denoting this ratio by G(s), i.e.,

More information

HYBRID FIR-IIR FILTERS By John F. Ehlers

HYBRID FIR-IIR FILTERS By John F. Ehlers HYBRID FIR-IIR FILTERS By John F. Ehlers Many traders have come to me, asking me to make their indicators act just one day sooner. They are convinced that this is just the edge they need to make a zillion

More information

The Calculation of G rms

The Calculation of G rms The Calculation of G rms QualMark Corp. Neill Doertenbach The metric of G rms is typically used to specify and compare the energy in repetitive shock vibration systems. However, the method of arriving

More information

Acoustic Processor of the MCM Sonar

Acoustic Processor of the MCM Sonar AUTOMATYKA/ AUTOMATICS 2013 Vol. 17 No. 1 http://dx.doi.org/10.7494/automat.2013.17.1.73 Mariusz Rudnicki*, Jan Schmidt*, Aleksander Schmidt*, Wojciech Leœniak* Acoustic Processor of the MCM Sonar 1. Introduction

More information

EC313 - VHDL State Machine Example

EC313 - VHDL State Machine Example EC313 - VHDL State Machine Example One of the best ways to learn how to code is seeing a working example. Below is an example of a Roulette Table Wheel. Essentially Roulette is a game that selects a random

More information

Memory Elements. Combinational logic cannot remember

Memory Elements. Combinational logic cannot remember Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic

More information

Abstract. Cycle Domain Simulator for Phase-Locked Loops

Abstract. Cycle Domain Simulator for Phase-Locked Loops Abstract Cycle Domain Simulator for Phase-Locked Loops Norman James December 1999 As computers become faster and more complex, clock synthesis becomes critical. Due to the relatively slower bus clocks

More information

USB 3.0 CDR Model White Paper Revision 0.5

USB 3.0 CDR Model White Paper Revision 0.5 USB 3.0 CDR Model White Paper Revision 0.5 January 15, 2009 INTELLECTUAL PROPERTY DISCLAIMER THIS WHITE PAPER IS PROVIDED TO YOU AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY,

More information

AND9035/D. BELASIGNA 250 and 300 for Low-Bandwidth Applications APPLICATION NOTE

AND9035/D. BELASIGNA 250 and 300 for Low-Bandwidth Applications APPLICATION NOTE BELASIGNA 250 and 300 for Low-Bandwidth Applications APPLICATION NOTE Introduction This application note describes the use of BELASIGNA 250 and BELASIGNA 300 in low bandwidth applications. The intended

More information

SWISS ARMY KNIFE INDICATOR John F. Ehlers

SWISS ARMY KNIFE INDICATOR John F. Ehlers SWISS ARMY KNIFE INDICATOR John F. Ehlers The indicator I describe in this article does all the common functions of the usual indicators, such as smoothing and momentum generation. It also does some unusual

More information

Example #1: Controller for Frequency Modulated Spectroscopy

Example #1: Controller for Frequency Modulated Spectroscopy Progress Report Examples The following examples are drawn from past student reports, and illustrate how the general guidelines can be applied to a variety of design projects. The technical details have

More information

Drivetech, Inc. Innovations in Motor Control, Drives, and Power Electronics

Drivetech, Inc. Innovations in Motor Control, Drives, and Power Electronics Drivetech, Inc. Innovations in Motor Control, Drives, and Power Electronics Dal Y. Ohm, Ph.D. - President 25492 Carrington Drive, South Riding, Virginia 20152 Ph: (703) 327-2797 Fax: (703) 327-2747 ohm@drivetechinc.com

More information

DESIGN AND SIMULATION OF TWO CHANNEL QMF FILTER BANK FOR ALMOST PERFECT RECONSTRUCTION

DESIGN AND SIMULATION OF TWO CHANNEL QMF FILTER BANK FOR ALMOST PERFECT RECONSTRUCTION DESIGN AND SIMULATION OF TWO CHANNEL QMF FILTER BANK FOR ALMOST PERFECT RECONSTRUCTION Meena Kohli 1, Rajesh Mehra 2 1 M.E student, ECE Deptt., NITTTR, Chandigarh, India 2 Associate Professor, ECE Deptt.,

More information

Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio

Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio Reconfigurable Low Area Complexity Filter Bank Architecture for Software Defined Radio 1 Anuradha S. Deshmukh, 2 Prof. M. N. Thakare, 3 Prof.G.D.Korde 1 M.Tech (VLSI) III rd sem Student, 2 Assistant Professor(Selection

More information

Analog Sound From A Digital Delay

Analog Sound From A Digital Delay Analog Sound From A Digital Delay The PT-80 Digital Delay By Scott Swartz Copyright 2002, All Rights Reserved Introduction This article will describe a digital delay pedal that is designed to capture the

More information

Analog Representations of Sound

Analog Representations of Sound Analog Representations of Sound Magnified phonograph grooves, viewed from above: The shape of the grooves encodes the continuously varying audio signal. Analog to Digital Recording Chain ADC Microphone

More information

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)

More information

DDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev. 1.4. Key Design Features. Block Diagram. Generic Parameters.

DDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev. 1.4. Key Design Features. Block Diagram. Generic Parameters. Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core 16-bit signed output samples 32-bit phase accumulator (tuning word) 32-bit phase shift feature Phase resolution of 2π/2

More information

A Sound Analysis and Synthesis System for Generating an Instrumental Piri Song

A Sound Analysis and Synthesis System for Generating an Instrumental Piri Song , pp.347-354 http://dx.doi.org/10.14257/ijmue.2014.9.8.32 A Sound Analysis and Synthesis System for Generating an Instrumental Piri Song Myeongsu Kang and Jong-Myon Kim School of Electrical Engineering,

More information

The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper

The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper Products: R&S RTO1012 R&S RTO1014 R&S RTO1022 R&S RTO1024 This technical paper provides an introduction to the signal

More information

AC 2012-3923: MEASUREMENT OF OP-AMP PARAMETERS USING VEC- TOR SIGNAL ANALYZERS IN UNDERGRADUATE LINEAR CIRCUITS LABORATORY

AC 2012-3923: MEASUREMENT OF OP-AMP PARAMETERS USING VEC- TOR SIGNAL ANALYZERS IN UNDERGRADUATE LINEAR CIRCUITS LABORATORY AC 212-3923: MEASUREMENT OF OP-AMP PARAMETERS USING VEC- TOR SIGNAL ANALYZERS IN UNDERGRADUATE LINEAR CIRCUITS LABORATORY Dr. Tooran Emami, U.S. Coast Guard Academy Tooran Emami received her M.S. and Ph.D.

More information

Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0

Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flip-flop values themselves, serves as the output. The output value increases by one on each clock cycle.

More information

Chebyshev Filter at 197.12 MHz Frequency for Radar System

Chebyshev Filter at 197.12 MHz Frequency for Radar System IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 78-1676 Volume 5, Issue 1 (Mar. - Apr. 013), PP 8-33 Chebyshev Filter at 197.1 MHz Frequency for Radar System Denny Permana 1,

More information

Simulation of Frequency Response Masking Approach for FIR Filter design

Simulation of Frequency Response Masking Approach for FIR Filter design Simulation of Frequency Response Masking Approach for FIR Filter design USMAN ALI, SHAHID A. KHAN Department of Electrical Engineering COMSATS Institute of Information Technology, Abbottabad (Pakistan)

More information

1995 Mixed-Signal Products SLAA013

1995 Mixed-Signal Products SLAA013 Application Report 995 Mixed-Signal Products SLAA03 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service

More information

Design of Four Input Buck-Boost DC-DC Converter for Renewable Energy Application

Design of Four Input Buck-Boost DC-DC Converter for Renewable Energy Application Design of Four Input Buck-Boost DC-DC Converter for Renewable Energy Application A.Thiyagarajan Assistant Professor, Department of Electrical and Electronics Engineering Karpagam Institute of Technology

More information

Introduction to Digital Audio

Introduction to Digital Audio Introduction to Digital Audio Before the development of high-speed, low-cost digital computers and analog-to-digital conversion circuits, all recording and manipulation of sound was done using analog techniques.

More information

DSP-I DSP-I DSP-I DSP-I

DSP-I DSP-I DSP-I DSP-I DSP-I DSP-I DSP-I DSP-I Digital Signal Proessing I (8-79) Fall Semester, 005 IIR FILER DESIG EXAMPLE hese notes summarize the design proedure for IIR filters as disussed in lass on ovember. Introdution:

More information

Maximizing Receiver Dynamic Range for Spectrum Monitoring

Maximizing Receiver Dynamic Range for Spectrum Monitoring Home Maximizing Receiver Dynamic Range for Spectrum Monitoring Brian Avenell, National Instruments Corp., Austin, TX October 15, 2012 As consumers continue to demand more data wirelessly through mobile

More information