74HC165; 74HCT bit parallel-in/serial out shift register

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "74HC165; 74HCT bit parallel-in/serial out shift register"

Transcription

1 Product data sheet 1. General description 2. Features 3. pplications The are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7. They are pin compatible with Low-power Schottky TTL (LSTTL). The are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When PL is HIGH, data enters the register serially at the DS input and shifts one place to the right (Q0 Q1 Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the succeeding stage. The clock input is a gated-or structure which allows one input to be used as an active LOW clock enable (CE) input. The pin assignment for the CP and CE inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input CE should only take place while CP HIGH for predictable operation. Either the CP or the CE should be HIGH before the LOW-to-HIGH transition of PL to prevent shifting the data when PL is activated. synchronous 8-bit parallel load Synchronous serial input Complies with JEDEC standard no. 7 ESD protection: HBM JESD22-114E exceeds 2000 V MM JESD exceeds 200 V Specified from 40 C to+85 C and from 40 C to +125 C Parallel-to-serial data conversion

2 4. Ordering information Table 1. Type number Ordering information Package Temperature range Name Description Version 74HC165N 40 C to +125 C DIP16 plastic dual in-line package; 16 leads (300 mil) SOT HCT165N 74HC165D 40 C to +125 C SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT HCT165D 74HC165DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body width SOT HCT165DB 74HC165PW 40 C to +125 C TSSOP mm plastic thin shrink small outline package; 16 leads; body SOT HCT165PW 74HC165BQ 40 C to +125 C DHVQFN16 width 4.4 mm plastic dual in-line compatible thermal enhanced very thin SOT HCT165BQ quad flat package; no leads; 16 terminals; body mm 5. Functional diagram 1 SRG8 C2[LOD] DS D0 D1 D2 D3 D4 D5 D6 D7 Q7 Q7 9 7 PL CP CE 2 15 mna G1[SHIFT] 1 1 C3/ 3D 2D 2D mna Fig 1. Logic symbol Fig 2. IEC logic symbol Product data sheet 2 of 22

3 CP CE DS PL D0 D1 D2 D3 D4 D5 D6 D7 Q7 Q7 load inhibit serial shift mna993 Fig 6. Timing diagram 8. Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V) Symbol Parameter Conditions Min Max Unit V CC supply voltage V I IK input clamping current V I < 0.5 V or V I >V CC V [1] - ±20 m I OK output clamping current V O < 0.5 V or V O >V CC V [1] - ±20 m I O output current 0.5 V < V O < V CC V - ±25 m I CC supply current - 50 m I GND ground current 50 - m T stg storage temperature C Product data sheet 5 of 22

4 Table 4. Limiting values continued In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V) Symbol Parameter Conditions Min Max Unit P tot total power dissipation T amb = 40 C to +125 C DIP16 package [2] mw SO16 package [3] mw (T)SSOP16 package [4] mw DHVQFN16 package [5] mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] P tot derates linearly with 12 mw/k above 70 C. [3] P tot derates linearly with 8 mw/k above 70 C. [4] P tot derates linearly with 5.5 mw/k above 60 C. [5] P tot derates linearly with 4.5 mw/k above 60 C. 9. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V) Symbol Parameter Conditions 74HC165 74HCT165 Unit Min Typ Max Min Typ Max V CC supply voltage V V I input voltage 0 - V CC 0 - V CC V V O output voltage 0 - V CC 0 - V CC V T amb ambient temperature C t/ V input transition rise and fall rate V CC = 2.0 V ns/v V CC = 4.5 V ns/v V CC = 6.0 V ns/v 10. Static characteristics Table 6. Static characteristics t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max 74HC165 V IH HIGH-level V CC = 2.0 V V input voltage V CC = 4.5 V V V CC = 6.0 V V V IL LOW-level V CC = 2.0 V V input voltage V CC = 4.5 V V V CC = 6.0 V V Product data sheet 6 of 22

5 Table 6. Static characteristics continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max V OH HIGH-level V I = V IH or V IL output voltage I O = 20 µ; V CC = 2.0 V V I O = 20 µ; V CC = 4.5 V V I O = 20 µ; V CC = 6.0 V V I O = 4.0 m; V CC = 4.5 V V I O = 5.2 m; V CC = 6.0 V V V OL LOW-level V I = V IH or V IL output voltage I O = 20 µ; V CC = 2.0 V V I O = 20 µ; V CC = 4.5 V V I O = 20 µ; V CC = 6.0 V V I O = 4.0 m; V CC = 4.5 V V I O = 5.2 m; V CC = 6.0 V V I I input leakage V I = V CC or GND; - - ±0.1 - ±1 - ±1 µ current V CC = 6.0 V I CC supply current V I = V CC or GND; I O =0; V CC = 6.0 V µ pf C I input capacitance 74HCT165 V IH HIGH-level input voltage V IL LOW-level input voltage V OH HIGH-level output voltage V OL I I LOW-level output voltage input leakage current V CC = 4.5 V to 5.5 V V V CC = 4.5 V to 5.5 V V V I = V IH or V IL ; V CC = 4.5 V I O = 20 µ V I O = 4.0 m V V I = V IH or V IL ; V CC = 4.5 V I O = 20 µ; V CC = 4.5 V V I O = 5.2 m; V CC = 6.0 V V V I = V CC or GND; - - ±0.1 - ±1 - ±1 µ V CC = 6.0 V µ I CC supply current V I = V CC or GND; I O =0; V CC = 6.0 V I CC C I additional supply current input capacitance per input pin; V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V Dn and DS inputs µ CP CE, and PL inputs µ pf Product data sheet 7 of 22

6 11. Dynamic characteristics Table 7. Dynamic characteristics GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit, see Figure 12 Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit 74HC165 t pd propagation delay t t transition time Min Typ Max Min Max Min Max CP or CE to Q7, Q7; [1] see Figure 7 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 5.0 V; C L =15pF ns PL to Q7, Q7; see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 5.0 V; C L =15pF ns D7 to Q7, Q7; see Figure 9 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 5.0 V; C L =15pF ns Q7, Q7 output; see Figure 7 [2] V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t W pulse width CP input HIGH or LOW; see Figure 7 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns PL input LOW; see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t rec recovery time PL to CP, CE; see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns Product data sheet 8 of 22

7 Table 7. Dynamic characteristics continued GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit, see Figure 12 Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max t su set-up time DS to CP, CE; see Figure 10 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns CE to CP and CP to CE; see Figure 10 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns Dn to PL; see Figure 11 t h hold time DS to CP, CE and Dn to PL; see Figure 10 f max C PD maximum frequency power dissipation capacitance V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns CE to CP and CP to CE; see Figure 10 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns CP input; see Figure 7 V CC = 2.0 V MHz V CC = 4.5 V MHz V CC = 6.0 V MHz V CC = 5.0 V; C L = 15 pf MHz per package; [3] pf V I = GND to V CC Product data sheet 9 of 22

8 13. Package outline DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4 D M E seating plane 2 L 1 Z 16 e b b 1 9 b 2 w M c (e ) 1 M H pin 1 index E mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT 1 2 (1) (1) (1) max. b 1 b 2 c D E e L M Z min. max. b e 1 M E H w max. mm inches Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included OUTLINE VERSION SOT38-4 REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION Fig 13. Package outline SOT38-4 (DIP16) Product data sheet 15 of 22

9 SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E X c y H E v M Z 16 9 Q 2 1 ( ) 3 pin 1 index θ L p 1 8 L e b p w M detail X mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max b p c D (1) E (1) e H (1) E L L p Q v w y Z Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included θ o 8 o OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION SOT E07 MS-012 Fig 14. Package outline SOT109-1 (SO16) Product data sheet 16 of 22

74HC193; 74HCT General description. Presettable synchronous 4-bit binary up/down counter. Product data sheet

74HC193; 74HCT General description. Presettable synchronous 4-bit binary up/down counter. Product data sheet Product data sheet 1. General description The 74HC193 and 74HCT193 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26. INTEGRTED CIRCUITS DT SHEET Quad 2-input NND gate Supersedes data of 1997 ug 26 2003 Jun 30 Quad 2-input NND gate FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds

More information

74HC165; 74HCT165. 8-bit parallel-in/serial out shift register

74HC165; 74HCT165. 8-bit parallel-in/serial out shift register Rev. 4 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is an 8-bit serial or parallel-in/serial-out shift register. The device

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC08; 74HCT08 Quad 2-input AND gate. Product specification Supersedes data of 1990 Dec 01.

INTEGRATED CIRCUITS DATA SHEET. 74HC08; 74HCT08 Quad 2-input AND gate. Product specification Supersedes data of 1990 Dec 01. INTEGRTED CIRCUITS DT SHEET Supersedes data of 1990 Dec 01 2003 Jul 25 FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds 2000 V MM EI/JESD22-115- exceeds 200 V. Specified

More information

74HC32; 74HCT32. 1. General description. 2. Features and benefits. Quad 2-input OR gate

74HC32; 74HCT32. 1. General description. 2. Features and benefits. Quad 2-input OR gate Rev. 5 4 September 202 Product data sheet. General description The is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages

More information

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. 7 26 January 2015 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin

More information

74HC157; 74HCT General description. 2. Features and benefits. Quad 2-input multiplexer

74HC157; 74HCT General description. 2. Features and benefits. Quad 2-input multiplexer Rev. 8 28 December 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard

More information

74HC4040; 74HCT4040. 12-stage binary ripple counter

74HC4040; 74HCT4040. 12-stage binary ripple counter Rev. 5 3 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a with a clock input (CP), an overriding asynchronous master reset

More information

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. 8 25 February 2016 Product data sheet 1. General description The is an 8-bit serial-in/serial or parallel-out shift

More information

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance

More information

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter Rev. 5 27 November 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a hex inverter. The inputs include clamp diodes that enable the use of current

More information

74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

74HC238; 74HCT238. 3-to-8 line decoder/demultiplexer

74HC238; 74HCT238. 3-to-8 line decoder/demultiplexer Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive

More information

74HC154; 74HCT154. 4-to-16 line decoder/demultiplexer

74HC154; 74HCT154. 4-to-16 line decoder/demultiplexer Rev. 7 29 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a. It decodes four binary weighted address inputs (A0 to A3) to sixteen mutually

More information

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC393; 74HCT393. Dual 4-bit binary ripple counter Rev. 6 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC393; 7474HCT393 is a dual 4-stage binary ripple counter. Each counter features

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC14; 74HCT14 Hex inverting Schmitt trigger. Product specification Supersedes data of 1997 Aug 26.

INTEGRATED CIRCUITS DATA SHEET. 74HC14; 74HCT14 Hex inverting Schmitt trigger. Product specification Supersedes data of 1997 Aug 26. INTEGRTED CIRCUITS DT SHEET Supersedes data of 1997 ug 26 2003 Oct 30 FETURES pplications: Wave and pulse shapers stable multivibrators Monostable multivibrators. Complies with JEDEC standard no. 7 ESD

More information

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger Rev. 5 29 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn)

More information

74HC74; 74HCT74. 1. General description. 2. Features and benefits. 3. Ordering information

74HC74; 74HCT74. 1. General description. 2. Features and benefits. 3. Ordering information Rev. 5 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual

More information

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs Rev. 5 3 February 2016 Product data sheet 1. General description The is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9), an output from the most significant flip-flop (Q5-9), two clock

More information

74HC138; 74HCT138. 3-to-8 line decoder/demultiplexer; inverting

74HC138; 74HCT138. 3-to-8 line decoder/demultiplexer; inverting Rev. 6 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive

More information

74HC377; 74HCT377. 1. General description. 2. Features and benefits. 3. Ordering information

74HC377; 74HCT377. 1. General description. 2. Features and benefits. 3. Ordering information Rev. 4 24 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an octal positive-edge triggered D-type flip-flop. The device features clock (CP)

More information

74HC151; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input multiplexer

74HC151; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input multiplexer Rev. 6 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The are 8-bit multiplexer with eight binary inputs (I0 to I7), three select inputs (S0

More information

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate Rev. 5 26 May 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 4-input NOR gate. Inputs also include clamp diodes that enable the use of current

More information

74HC573; 74HCT573. 1. General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

74HC573; 74HCT573. 1. General description. 2. Features and benefits. Octal D-type transparent latch; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description The is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE

More information

74HC14; 74HCT14. Hex inverting Schmitt trigger

74HC14; 74HCT14. Hex inverting Schmitt trigger Rev. 7 19 November 2015 Product data sheet 1. General description The is a hex inverter with Schmitt-trigger inputs. This device features reduced input threshold levels to allow interfacing to TTL logic

More information

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset Rev. 9 19 January 2015 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with

More information

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device

More information

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger Rev. 5 30 November 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs,

More information

3-to-8 line decoder/demultiplexer; inverting

3-to-8 line decoder/demultiplexer; inverting 74LVC38 Rev. 5 9 October 0 Product data sheet. General description The 74LVC38 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs (0, and ) and, when enabled, provides

More information

74LVC General description. Presettable synchronous 4-bit up/down binary counter

74LVC General description. Presettable synchronous 4-bit up/down binary counter Rev. 6 29 November 2012 Product data sheet 1. General description The is a synchronous presettable 4-bit binary counter which features an internal look-ahead carry circuitry for cascading in high-speed

More information

74HC4060-Q100; 74HCT4060-Q100

74HC4060-Q100; 74HCT4060-Q100 74HC4060-Q100; 74HCT4060-Q100 Rev. 2 10 pril 2013 Product data sheet 1. General description The are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7. They are pin compatible with Low-power

More information

74HC193; 74HCT193. Presettable synchronous 4-bit binary up/down counter

74HC193; 74HCT193. Presettable synchronous 4-bit binary up/down counter Rev. 5 29 January 2016 Product data sheet 1. General description The is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change

More information

Hex buffer with open-drain outputs

Hex buffer with open-drain outputs Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low

More information

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to: Rev. 5 5 ugust 202 Product data sheet. General description 2. Features and benefits The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in

More information

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer Rev. 4 11 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes two binary weighted address inputs (na0, na1) to four mutually exclusive outputs

More information

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch Rev. 8 3 December 2015 Product data sheet 1. General description The is a quad single pole, single throw analog switch. Each switch features two input/output terminals (ny and nz) and an active HIGH enable

More information

INTEGRATED CIRCUITS DATA SHEET. 74HC4066; 74HCT4066 Quad bilateral switches. Product specification Supersedes data of 2003 Jun 17.

INTEGRATED CIRCUITS DATA SHEET. 74HC4066; 74HCT4066 Quad bilateral switches. Product specification Supersedes data of 2003 Jun 17. INTEGRTED CIRCUITS DT SHEET Supersedes data of 2003 Jun 17 2004 Nov 11 FETURES Very low ON-resistance: 50 Ω (typical) at = 4.5 V 45 Ω (typical) at = 6.0 V 35 Ω (typical) at = 9.0 V. Complies with JEDEC

More information

74HC4067; 74HCT4067. 16-channel analog multiplexer/demultiplexer

74HC4067; 74HCT4067. 16-channel analog multiplexer/demultiplexer Rev. 6 22 May 2015 Product data sheet 1. General description The is a single-pole 16-throw analog switch (SP16T) suitable for use in analog or digital 16:1 multiplexer/demultiplexer applications. The switch

More information

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger Rev. 4 1 December 2015 Product data sheet 1. General description The is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

8-bit binary counter with output register; 3-state

8-bit binary counter with output register; 3-state Rev. 3 24 February 2016 Product data sheet 1. General description The is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary

More information

3-to-8 line decoder, demultiplexer with address latches

3-to-8 line decoder, demultiplexer with address latches Rev. 7 29 January 2016 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC

More information

74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter Rev. 7 8 December 2015 Product data sheet 1. General description The is a hex unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to

More information

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an (parallel-to-serial converter) with a synchronous serial data input (DS), a clock

More information

74HC2G02; 74HCT2G02. 1. General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

74HC2G02; 74HCT2G02. 1. General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate Rev. 5 27 September 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 2-input NOR gate. Inputs include clamp diodes. This enables the use of

More information

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function. Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these

More information

74HC4051; 74HCT4051. 8-channel analog multiplexer/demultiplexer

74HC4051; 74HCT4051. 8-channel analog multiplexer/demultiplexer Rev. 8 5 February 2016 Product data sheet 1. General description The is a single-pole octal-throw analog switch (SP8T) suitable for use in analog or digital 8:1 multiplexer/demultiplexer applications.

More information

The 74LVC1G00 provides the single 2-input NAND function.

The 74LVC1G00 provides the single 2-input NAND function. Single 2-input NND gate Rev. 10 2 July 2012 Product data sheet 1. General description The provides the single 2-input NND function. Input can be driven from either 3.3 V or 5 V devices. These features

More information

8-bit synchronous binary down counter

8-bit synchronous binary down counter Rev. 5 21 April 2016 Product data sheet 1. General description The is an 8-bit synchronous down counter. It has control inputs for enabling or disabling the clock (CP), for clearing the counter to its

More information

The 74LVC1G04 provides one inverting buffer.

The 74LVC1G04 provides one inverting buffer. Rev. 12 6 ugust 2012 Product data sheet 1. General description The provides one inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in

More information

74HC4052; 74HCT4052. Dual 4-channel analog multiplexer/demultiplexer

74HC4052; 74HCT4052. Dual 4-channel analog multiplexer/demultiplexer Rev. 11 10 February 2016 Product data sheet 1. General description The is a dual single-pole quad-throw analog switch (2x SP4T) suitable for use in analog or digital 4:1 multiplexer/demultiplexer applications.

More information

DATA SHEET. 74HC74; 74HCT74 Dual D-type flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS

DATA SHEET. 74HC74; 74HCT74 Dual D-type flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS INTEGRTED IRUITS DT SHEET Dual D-type flip-flop with set and reset; Supersedes data of 1998 Feb 23 2003 Jul 10 FETURES Wide supply range from 2.0 to 6.0 V Symmetrical output impedance High noise immunity

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer. Rev. 11 29 June 2012 Product data sheet 1. General description The provides the non-inverting buffer. The output of this device is an open drain and can be connected to other open-drain outputs to implement

More information

Bus buffer/line driver; 3-state

Bus buffer/line driver; 3-state Rev. 11 2 July 2012 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE). HIGH-level

More information

MM74HC273 Octal D-Type Flip-Flops with Clear

MM74HC273 Octal D-Type Flip-Flops with Clear MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise

More information

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30 INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption

More information

MM74HC174 Hex D-Type Flip-Flops with Clear

MM74HC174 Hex D-Type Flip-Flops with Clear Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,

More information

74AUP1G74. 1. General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

74AUP1G74. 1. General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger Low-power D-type flip-flop with set and reset; positive-edge trigger Rev. 9 6 January 2014 Product data sheet 1. General description The provides a low-power, low-voltage single positive-edge triggered

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop Rev. 8 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. pplications The is a dual -type flip-flop that features independent set-direct input (S), clear-direct input

More information

HEF4520B. 1. General description. 2. Features and benefits. 3. Ordering information. Dual binary counter

HEF4520B. 1. General description. 2. Features and benefits. 3. Ordering information. Dual binary counter Rev. 7 30 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH

More information

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter Rev. 8 19 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a dual 4-bit internally synchronous BCD counter. The counter has an

More information

12-stage shift-and-store register LED driver

12-stage shift-and-store register LED driver Rev. 9 18 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a 12-stage serial shift register. It has a storage latch associated with each stage

More information

HEF4027B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual JK flip-flop

HEF4027B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual JK flip-flop Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a edge-triggered dual JK flip-flop which features independent set-direct (SD), clear-direct

More information

74LVC1G74. 1. General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74LVC1G74. 1. General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger Rev. 12 2 pril 2013 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs, and

More information

The 74LVC1G11 provides a single 3-input AND gate.

The 74LVC1G11 provides a single 3-input AND gate. Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this

More information

74ALVC164245. 16-bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74ALVC164245. 16-bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Rev. 8 15 March 2012 Product data sheet 1. General description The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The is a 16-bit

More information

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop Rev. 9 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a dual D-type flip-flop that features independent set-direct input (SD), clear-direct input

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

8-stage shift-and-store register LED driver

8-stage shift-and-store register LED driver Rev. 8 4 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-stage serial shift register. It has a storage latch associated with each stage

More information

74F166 8-bit bidirectional universal shift register

74F166 8-bit bidirectional universal shift register INTEGRATED CIRCUITS 1991 Feb 14 IC15 Data Handbook FEATURES High impedance NPN base inputs for reduced loading (20µA in high and low states) Synchronous parallel to serial applicatio Synchronous serial

More information

Single Schmitt-trigger inverter

Single Schmitt-trigger inverter Rev. 13 15 March 2016 Product data sheet 1. General description The provides the inverting buffer function with Schmitt-trigger input. It is capable of transforming slowly changing input signals into sharply

More information

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides

More information

Low-power D-type flip-flop; positive-edge trigger; 3-state

Low-power D-type flip-flop; positive-edge trigger; 3-state Rev. 8 29 November 2012 Product data sheet 1. General description The provides the single D-type flip-flop with 3-state output. The flip-flop will store the state of data input (D) that meet the set-up

More information

INTEGRATED CIRCUITS. PCK2002PL 533 MHz PCI-X clock buffer. Product data Supersedes data of 2002 Mar Oct 10

INTEGRATED CIRCUITS. PCK2002PL 533 MHz PCI-X clock buffer. Product data Supersedes data of 2002 Mar Oct 10 INTEGRATED CIRCUITS Supersedes data of 2002 Mar 15 2002 Oct 10 FEATURES General purpose and PCI-X 1:4 clock buffer 8-pin TSSOP 3.1 4.4 mm package Same form, fit, and function as CDCV304 See PCK2001P for

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

MM74HC14 Hex Inverting Schmitt Trigger

MM74HC14 Hex Inverting Schmitt Trigger MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as

More information

Presettable 4-Bit Binary UP/DOWN Counter High-Speed Silicon-Gate CMOS

Presettable 4-Bit Binary UP/DOWN Counter High-Speed Silicon-Gate CMOS TECHNICAL DATA Presettable 4-Bit Binary UP/DOWN Counter High-Speed Silicon-Gate CMOS IN74AC193 The IN74AC193 is identical in pinout to the LS/ALS193, HC/HCT193. The device inputs are compatible with standard

More information

8-Bit Serial-Input/Parallel-Output Shift register

8-Bit Serial-Input/Parallel-Output Shift register TECHNICAL DATA IN74AC164 8-Bit Serial-Input/Parallel-Output Shift register High-Speed Silicon-Gate CMOS The IN74AC164 is identical in pinout to the LS/ALS164, HC/HCT164. The device inputs are compatible

More information

Low-power configurable multiple function gate

Low-power configurable multiple function gate Rev. 7 10 September 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the

More information

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation

More information

74VHCT574A Octal D-Type Flip-Flop with 3-STATE Outputs

74VHCT574A Octal D-Type Flip-Flop with 3-STATE Outputs 74VHCT574A Octal D-Type Flip-Flop with 3-STATE Outputs General Description The VHCT574A is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology.

More information

MM74HC595 8-Bit Shift Register with Output Latches

MM74HC595 8-Bit Shift Register with Output Latches MM74HC595 8-Bit Shift Register with Output Latches Features Low Quiescent current: 80µA Maximum (74HC Series) Low Input Current: 1µA Maximum 8-Bit Serial-In, Parallel-Out Shift Register with Storage Wide

More information

74AC74 74ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop

74AC74 74ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop Dual D-Type Positive Edge-Triggered Flip-Flop General Description The AC/ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input

More information

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise

More information

14-stage ripple-carry binary counter/divider and oscillator

14-stage ripple-carry binary counter/divider and oscillator Rev. 8 25 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

HEF4541B. 1. General description. 2. Features and benefits. 3. Ordering information. Programmable timer

HEF4541B. 1. General description. 2. Features and benefits. 3. Ordering information. Programmable timer Rev. 5 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a programmable timer which consists of a 16-stage binary counter, an integrated

More information

NTB0102. 1. General description. 2. Features and benefits. Dual supply translating transceiver; auto direction sensing; 3-state

NTB0102. 1. General description. 2. Features and benefits. Dual supply translating transceiver; auto direction sensing; 3-state Dual supply translating transceiver; auto direction sensing; 3-state Rev. 4 23 January 2013 Product data sheet 1. General description The is a 2-bit, dual supply translating transceiver with auto direction

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC

More information

CD40193BC Synchronous 4-Bit Up/Down Binary Counter

CD40193BC Synchronous 4-Bit Up/Down Binary Counter Synchronous 4-Bit Up/Down Binary Counter General Description The CD40193BC up/down counter is monolithic complementary MOS (CMOS) integrated circuits. The CD40193BC is a binary counter. Counting up and

More information

MM74HC4538 Dual Retriggerable Monostable Multivibrator

MM74HC4538 Dual Retriggerable Monostable Multivibrator MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature

More information

HEF4028B. 1. General description. 2. Features and benefits. 3. Ordering information. BCD to decimal decoder

HEF4028B. 1. General description. 2. Features and benefits. 3. Ordering information. BCD to decimal decoder Rev. 9 23 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR HIGH SPEED : f MAX = 48MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC =2µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS

More information

74AC191 Up/Down Counter with Preset and Ripple Clock

74AC191 Up/Down Counter with Preset and Ripple Clock 74AC191 Up/Down Counter with Preset and Ripple Clock General Description The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature

More information

1-of-4 decoder/demultiplexer

1-of-4 decoder/demultiplexer Rev. 6 1 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an active

More information

DM74LS164 8-Bit Serial In/Parallel Out Shift Register

DM74LS164 8-Bit Serial In/Parallel Out Shift Register 8-Bit Serial In/Parallel Out Shift Register General Description These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

74F174 Hex D-Type Flip-Flop with Master Reset

74F174 Hex D-Type Flip-Flop with Master Reset Hex D-Type Flip-Flop with Master Reset General Description The 74F174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the

More information