Adiabatic 5T SRAM. Mamatha Samson, Satyam Mandavalli. International Symposium on Electronic System Design (ISED) :
|
|
- Daniella Wood
- 7 years ago
- Views:
Transcription
1 Adiabatic 5T SRAM by Mamatha Samson, Satyam Mandavalli in International Symposium on Electronic System Design (ISED) : Kochi, India Report No: IIIT/TR/2011/-1 Centre for VLSI and Embeded Systems Technology International Institute of Information Technology Hyderabad , INDIA December 2011
2 2011 International Symposium on Electronic System Design Adiabatic 5T SRAM Mamatha Samson, Satyam Mandavalli Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, India Abstract In this paper an effort is made to design an energy efficient 5T SRAM in 65nm technology. The energy recovery driver saves energy in the single bit line in addition to enhancing the write ability of the 5T SRAM. The energy recovery is possible by pumping the bit line energy back into the bit line voltage source instead of allowing to ground after write operation. This energy efficient SRAM also provides good performance parameters and hence suitable for high density embedded systems. Keywords- Energy, Adiabatic, 5TSRAM, read stability, driver INTRODUCTION Stable, low leakage and energy efficient SRAMs are essential for mobile applications where on chip memories are employed. But bit line charging and discharging during write operation results in most of the energy loss and is the bone of contention. It is reported that 70% of the total active power is dissipated during read and write operations [1]. The power dissipated in bit lines represents about 60% of the total dynamic power consumption during a write operation [2]. The power consumption by bit lines is proportional to the bit line capacitance, square of the bit line voltage and the frequency of writing. A number of SRAM memory designs are reported in the literature which attempt to achieve minimum energy loss both at SRAM cell level as well as at the architecture level. Allowersson and Andersson [3] proposed a technique where they use a low bit line reference voltage of 0.5 volt under VDD equal to 5volts. The penalty of this technique is that when access n-transistors are gated by a lower voltage, their read accesses become slower, resulting in a longer read delay. Half swing technique shows about 45% write power reduction by reducing the bit line swing to 0.5VDD [4]. Noise margin is found to be reduced by this method. A 7T sense amplifying SRAM cell that can achieve 90% power consumption reduction has been reported in [5]. In this scheme for stable write operation, the bit line voltage swing should be greater than a marginal value to be able to invert the status of SRAM cell in write operation. Both read delay and noise margin are degraded in it. In 7T cell reported in [6], write operation depends only on transferring a small voltage swing on bit lines to store it in the cell. The ground transistor provided assists to achieve the result. An energy- recovery latch/driver based on bootstrapping effect in conjunction with two phase resonant clock driver is designed for SRAM in [7]. The imbalance in load capacitances will affect the operation of the clock driver. The design of an energy-recovering (a.k.a. adiabatic) static RAM with a novel driver that reduces power dissipation by recovering energy from the bit/word line capacitors and powered by a single-phase sinusoidal power-clock is reported in Ref.[8]. A low-power SRAM using hierarchical bit-line and local sense-amplifiers (HBLSASRAM) has been reported to reduce write power consumption in bit-lines [2]. It reduces both capacitance and write swing voltage of bit lines by using the hierarchical bit line composed of a bit line and sub-bit lines with local sense amplifiers. The HBLSA- SRAM reduces the write power consumption in bit lines by applying a low swing signal to the high capacitive bit line and by applying a full swing signal to the low capacitive subbit line. However, HBLSA-SRAM needs local senseamplifiers in each SRAM sub-arrays and results in additional area overhead. The write scheme with differential voltage swing of a bit-line obtained by recycled charge from its adjacent bit-line capacitance instead of the power line is implemented and reported in [9]. Although this significantly reduces the total power dissipation, this scheme employs many power switches and reference generating circuit resulting in additional area over head. Static noise margin is found to be reduced by 38%. A 6T Single ended SE-SRAM bit cell and its word orientation array design is presented in [10]. This circuit employs only one bit line for both read and write operation to save power as well as area. However the mean read access time is much larger than the conventional 6T SRAM. A 5T SRAM was proposed by Hiep Tran [12] in which the latch of the cell is floated during write operation. Another 5T SRAM that is asymmetric in size was proposed by Ingvar Carlson [13] which has 50% lower static noise margin SNM compared to 6T SRAM. The 5T SRAM proposed in [14] is port less SRAM and has a dependency of bit line capacitance on cache data, an effect not seen in other SRAM methodologies. From the above description it is clear there is always some drawback of a feature or of complex nature. In view of this, investigations have been carried out to arrive at a memory cell structure which is simple and energy efficient. In this paper an effort is made to design a 5T SRAM with a single bit line, a simple energy recovery driver per bit line and a single ended read amplifier in 65nm technology using /11 $ IEEE DOI /ISED
3 Predictive Technology (PTM ) models [16] to arrive at high density reduced leakage and energy efficient SRAM suitable for embedded applications. Section II explains briefly working of energy efficient SRAM. Section III compares the performance of the adiabatic SRAM with non adiabatic 5T SRAM and section IV briefly examines the effect of threshold voltage variations on the stability of adiabatic SRAM. Section V compares the total energy of adiabatic 5T SRAM with other SRAMs which is followed by conclusion in the last section. Single ended read amplifier 400/65 Figure 1. Circuit diagram of Energy efficient SRAM: (a) SRAM with write driver Figure 1: (b) Circuit diagram of single ended read amplifier: Predictive Technology (PTM) models [16] to arrive at high density reduced leakage and energy efficient SRAM suitable for embedded applications. Section II explains briefly working of energy efficient SRAM. Section III compares the performance of the adiabatic SRAM with non adiabatic 5T SRAM and section IV briefly examines the effect of threshold voltage variations on the stability of adiabatic SRAM. Section V compares the total energy of adiabatic 5T SRAM with other SRAMs which is followed by conclusion in the last section. II. ENERGY EFFICIENT SRAM OPERATING PRINCIPLE Energy efficient SRAM cell is shown in the Fig. 1a. It consists of asymmetrically sized CMOS latch and a single access transistor. One write driver is needed for CMOS latch and a single access transistor. One write driver is needed for each column. The same access transistor is used during reading as well as writing. Larger sized access n transistor and the write driver helps in the overcoming the writing problem associated with single bit line SRAMs. The ratio of the widths of pull up p transistor to pull down n transistor of the first inverter is equal to 1 where as that of the second inverter is 1/6.15.This ratio provides higher read stability. The driver circuit consists of an n and a p transistor connected to the bit line capacitance through diodes. When the input data say Din is high, the capacitance charges to the peak value of the power clock voltage Vpc through the diode D1. When the input data is low, the excess charge stored in the capacitance is pumped back to the power clock through diode D2. Hence there is very less loss of energy as adiabatic principle is used. In order to make use of these drivers to save energy in bit lines, one driver is needed for a bit line. The energy saved is proportional to 1/2CV 2 (C represents the bit line capacitance and V represents the bit line voltage). The bit line capacitance depends on the number of rows and the technology. Energy dissipated during charging the load capacitance can be reduced by employing slowly varying supply waveform such as triangular, sinusoidal etc. We have considered sinusoidal signal source of 100MHz with a dc shift of value equal to that of half of power supply voltage () mainly because of ease of generation. A single sinusoidal signal source is sufficient for the entire SRAM array. The MOSFET models for 65nm are derived from predictive technology model (PTM) web site [17]. The JUNCAP1 model level equal to 4 is used for diodes. The waveforms during write, hold and read are as shown in the Fig. 2 for non adiabatic SRAM and in Fig.3 for adiabatic 5T SRAM. The write enable signal WE (Fig. 2d and Fig. 3d) activates the switch connected to the bit line during write operation. This ensures that the data is applied 268
4 to the bit line only when the write operation is enabled. The first step in the write operation is to apply the data DIN to the bit line through the energy recovery driver unlike in the case of non adiabatic one where it is applied through driver transistors. The waveforms of bit line voltages are shown in Fig. 2b and Fig. 3b for non adiabatic and adiabatic 5T SRAM respectively. Then the word line signal wl_00 is activated as shown in Fig. 2c and Fig. 3c for non adiabatic and adiabatic 5T SRAM respectively. In case of adiabatic 5T SRAM, when the input signal say DIN is high, the bit line capacitance CBL charges to the peak value of the power clock voltage Vpc through diode D1. When the input signal is low, the excess charges stored in the capacitance are pumped back to the signal generator through diode D2.Thus when the storage node (Fig. 2a and Fig. 3a) has to change from 1 to 0 the energy from the bit line flows into the power clock through the energy recovery driver. Where as in the conventional SRAM it goes to the ground and gets wasted. Thus in this new SRAM the energy that is usually lost during writing operation is partially recovered. Reading is done by the single ended read amplifier to improve read stability. The single ended read amplifier (a) (b) (c) Voltage (V) (d) (e) (f) Figure 2. Waveforms during write, hold and read operation of 5T SRAM with single ended read amplifier (a) Voltage (V) (b) (c) (d) (e) (f) Figure 3. Waveforms during write, hold and read operation of energy efficient SRAM with single ended read amplifier 269
5 as shown in the Fig. 1b consists of two staged CMOS inverters sized in increasing order. It is shared between the cells in the column and enabled by psae_00 alias RD during read operation as shown in the Fig. 2e and Fig. 3e. The output of the read amplifier is as shown in the Fig. 2f and Fig. 3f for non adiabatic and adiabatic 5T SRAM respectively. Prior to reading pre charging is not used and the charge on the bit line is used during read operation. If no level change is needed during read operation the bit line charge is retained in the bit line. The quantity of energy lost during reading however is controllable by restricting the time of discharge in the proposed adiabatic SRAMs. In the following section the performance parameters of 5T adiabatic SRAM is compared with that of non adiabatic 5T SRAM at room temperature. Figure 4. Total energy (pj) of SRAM for both the types of SRAMs III. COMPARISON OF PERFORMANCE OF ADIABATIC 5T SRAM WITH 5T SRAM A. Total energy In order to study the performance of adiabatic 5T SRAM in comparison with non adiabatic 5T SRAM two write operations and three read operations with hold operation between every write and read operation on a 4X8 SRAM are carried out. It is seen in the Fig. 4 that the energy consumed in the non adiabatic 5T SRAM (Type1) is comparatively higher. However 53% of total energy is saved by the adiabatic SRAM (Type2) when compared to its non adiabatic type. The energy overhead of the power clock is not considered in the calculation. B. Static noise margin The static noise margin is defined as the maximum noise that can be tolerated at the input of the SRAM without changing its status. It is given by the size of the smallest square that can be inscribed in the butter fly curve of the SRAM [15]. The SNM of both SRAMs is found to be 0.357V by using HSPICE code [16]. Fig.5 shows the similarity of SNM of both SRAMs. C. Write margin Write margin is found as the maximum bit line voltage at which the write operation is obtained when the bit line voltage is changed from VDD to. It is found to be same for both SRAMs and is equal to 0.669V (0 to 1 change) and 0.72V (1 to 0 change). The similarity is shown in the Fig. 6. D. Read delay The read delay is defined as time delay between 50% level change in the word line signal to 50% level change in the output of the sense amplifier. Generally the differential type of sense amplifier results in less delay compared to single ended buffer. However the delay in the single ended buffer is improved by choosing inverters with sizes in the increasing order reduced bit line capacitance. The comparison of read delays is shown in the Fig.7. The read Figure 5. Static noise margin of SRAM for both the types of SRAMs Figure 6. Write margin (V) of SRAM for both the types of SRAMs Figure 7. Read delay (ns) of SRAM for both the types of SRAMs 270
6 delay is found to have remained same in both the SRAMs with single ended reading amplifier. E. Write delay The write delay is the difference in time between 50% level change in the word line signal and the 90% level of the storage node. As it is seen in the Fig. 8 the write delay is found to be increased in the adiabatic SRAM when compared to the non adiabatic SRAM at room temperature. The rise is 9.89 times in case of adiabatic SRAM with single ended reading amplifier. F. Leakage power Leakage power is found to be generally less in 5T SRAM due to the absence of a bit line. But it is found that the adiabatic SRAM further reduces leakage power by 0.25 times as it is seen in the Fig. 9. Thus we can conclude that leakage current is also converted into useful current by means of pumping action. IV. EFFECT OF PROCESS VARIATION ON 5T ADIABATIC SRAM The threshold voltage Vt is expected to vary randomly due to variations in the process. The threshold voltage considered is for PMOSFET and for NMOSFET. The value of standard deviation is taken to be 30mV (approximately 8% of the threshold voltages. The power supply voltage is taken as and a 10% variation been carried out to find the spread of total energy consumed, SPNM, WTP, read delay and write delay both for non adiabatic and adiabatic SRAMs at room temperature. The distribution of total energy of non adiabatic 5T SRAM cell and that of adiabatic SRAM cell is as shown in the Fig. 10 and Fig. 11 respectively. It can be seen that there is total energy reduction to the tune of around 50% in case of adiabatic 5T SRAM. The distribution has a mean of 0.275V and sigma of mV. The performance parameters of adiabatic 5T SRAM namely static noise margin, write margins and read delay have not varied much. However the write delay has changed marginally. V. PERFORMANCE OF 5T SRAMS WITH OTHER SRAMS The total energy of various SRAM cells is compared in the Table 1.1. It is seen that 5T SRAM has saving in energy of the order of 98% when compared with 6T conventional SRAM. VI. CONCLUSION In this paper effort is put in order to arrive at an energy efficient and high density 5T SRAM. Energy saving of the Frequency Total energy in joules x Figure 10. Distribution of total energy (J) of non adiabatic 5T SRAM Figure 8. Write delay(ns) of SRAM for both the types of SRAMs Frequency of this which is 110mv is taken as the sigma for the variation of the power supply voltage. Using these parameters Figure 9. Leakage Monte power carlo of simulation SRAM for both (1000) the types in Hspice of SRAMs has Total energy in Joules x Figure 11. Distribution of total energy (J) of adiabatic 5T SRAM 271
7 order of 53% is achieved along with leakage power reduction. However the write delay of the adiabatic 5T SRAM is more than that of the non adiabatic 5T SRAM at room temperature. This type of SRAM can be used in hand held mobile systems and embedded systems. ACKNOWLEDGMENT This work has been funded under WOS-A scheme of Department of Science and Technology, Govt. of India. Table 1 Mean and standard deviation of Adiabatic 5T SRAM Performance parameters Total energy(n J) Adiabatic 5T SRAM cell Mean(μ) Table 2 Standard deviation( ) SNM (V) Write margin (V) 0 to 1 1 to 0 Read delay(ns) Write delay(ns) Performance comparison of various types of SRAMs Type of SRAM 6T SRAM Symmetricdouble ended reading (2 bit lines) 5T SRAM Asymmetric-single ended (1 common bit line) Adiabatic 6T SRAM Symmetric-double ended reading (2 bit lines) Adiabatic 5T SRAM Asymmetric-single ended (1 common bit line) Total energy in joules Percentage saving in energy when compared with 6T non adiabatic SRAM 2.995X X X X REFERENCES [1] L. Villa, M. Zhang, and K. Asanovic, Dynamic zero compression for cache energy reduction, in International Symposium on Microarchitecture, 2000, pp [2] B. Yang and L. Kim, A low-power SRAM using hierarchical bit line and local sense amplifiers, IEEE J. Solid-State Circuits, vol. 40, no. 6, Jun. 2005, pp [3] Alowersson, J., Andersson, P.: SRAM cells for low-power write in buffer memories. In IEEE Symposium on Low Power Electronics,9-11October,1995,pp [4] K W. Mai Mori T. et al., "Low-Power SRAM design using half-swing pulse-mode techniques," IEEE J. Solid State Circuits, vol. 33,, Nov. 1998, pp [5] K Kanda, H. Sadaak, and T. Sakurai, "90% Write power-saving SRAM using sense-amplifying memory cell," IEEE Journal of Solid State Circuits, vol. 39, June 2004, pp [6] Ramy E.Aly and Magdy A.Bayoumi, Precharged cell for ultra lowpower on-chip cache, Proceedings of IEEE International SOC Conference,2005,pp [7] Joohee Kim, Conrad H. Ziesler, Marios C. Papaefthymiou Energy Recovering Static Memory in ISLPED 02, Monterey, California, USA, August 12 14,2002, pp [8] N. Tzartzanis and W.C. Athas, Energy recovery for the design of high- speed, low power static RAMs, in International Symposium on Low Power Electronics and Design.IEEE, 1996, pp [9] Keejong Kim, Hamid Mahmoodi and Kaushik Roy A Low Power SRAM Using Bit-Line Charge-Recycling IEEE Journal of Solid State Circuits, VOL.43, NO.2, 2008, pp [10] Jawar Singh, Dhiraj K. Pradhan, Simon Hollis, Saraju P. Mohanty_ and J. Mathew Single Ended 6T SRAM with Isolated Read-Port for Low Power Embedded Systems DATE 2009, pp [11] Se-Hyun Yung,Falsafi.B, Near-Optimal Precharging in High- Performance Nanoscale CMOS Caches proceedings of 36th Annual ACM/IEEE International Symposium on Microarchitecture (MICRO36),pp [12] H.Tran, Demonstration of 5T SRAM and 6T Dual Port RAM cell Arrays,Symposium on VLSI Circuits, June 1996,pp [13] Ingvar Carlson,Stefan Andersson,Sreedhar Natarajan,Atila Alvandpour A High Density,Low Leakage 5T SRAM for Embedded Caches,Proceedings of Solid state Circuits Conference,2004(ESSCIRC 2004) pp [14] Michael Wiekowski,Sandeep Patil,Martin Margala, Portless SRAM- A high Performance Alternative to the 6T Methodology,IEEE Journal of Solid State Circuits,vol42,no11,November 2007, pp [15] Seevinck, F.J. List and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," Solid-State Circuits, IEEE Journal of, vol. 22, 1987 pp [16] M. Wieckowski, D. Sylvester, D. Blaauw, V. Chandra, S. Idgunji, C. Pietrzyk, R.Aitken A Black Method For Stability Of Arbitrary Sram Cell Srtuctures DATE 2010, pp , 2010 [17] PTM models derived from 272
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
More informationDesign and analysis of flip flops for low power clocking system
Design and analysis of flip flops for low power clocking system Gabariyala sabadini.c PG Scholar, VLSI design, Department of ECE,PSNA college of Engg and Tech, Dindigul,India. Jeya priyanka.p PG Scholar,
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationS. Venkatesh, Mrs. T. Gowri, Department of ECE, GIT, GITAM University, Vishakhapatnam, India
Power reduction on clock-tree using Energy recovery and clock gating technique S. Venkatesh, Mrs. T. Gowri, Department of ECE, GIT, GITAM University, Vishakhapatnam, India Abstract Power consumption of
More informationA Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology
International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-4, Issue-1 E-ISSN: 2347-2693 A Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology Zahra
More informationLOW POWER DESIGN OF DIGITAL SYSTEMS USING ENERGY RECOVERY CLOCKING AND CLOCK GATING
LOW POWER DESIGN OF DIGITAL SYSTEMS USING ENERGY RECOVERY CLOCKING AND CLOCK GATING A thesis work submitted to the faculty of San Francisco State University In partial fulfillment of the requirements for
More informationCMOS Thyristor Based Low Frequency Ring Oscillator
CMOS Thyristor Based Low Frequency Ring Oscillator Submitted by: PIYUSH KESHRI BIPLAB DEKA 4 th year Undergraduate Student 4 th year Undergraduate Student Electrical Engineering Dept. Electrical Engineering
More informationSRAM Scaling Limit: Its Circuit & Architecture Solutions
SRAM Scaling Limit: Its Circuit & Architecture Solutions Nam Sung Kim, Ph.D. Assistant Professor Department of Electrical and Computer Engineering University of Wisconsin - Madison SRAM VCC min Challenges
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationA 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications
A -GSPS CMOS Flash A/D Converter for System-on-Chip Applications Jincheol Yoo, Kyusun Choi, and Ali Tangel Department of Computer Science & Department of Computer & Engineering Communications Engineering
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7 13.7 A 40Gb/s Clock and Data Recovery Circuit in 0.18µm CMOS Technology Jri Lee, Behzad Razavi University of California, Los Angeles, CA
More informationSemiconductor Memories
Semiconductor Memories Semiconductor memories array capable of storing large quantities of digital information are essential to all digital systems Maximum realizable data storage capacity of a single
More informationLow Power AMD Athlon 64 and AMD Opteron Processors
Low Power AMD Athlon 64 and AMD Opteron Processors Hot Chips 2004 Presenter: Marius Evers Block Diagram of AMD Athlon 64 and AMD Opteron Based on AMD s 8 th generation architecture AMD Athlon 64 and AMD
More informationCHARGE pumps are the circuits that used to generate dc
INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE 2011 27 A Charge Pump Circuit by using Voltage-Doubler as Clock Scheme Wen Chang Huang, Jin Chang Cheng,
More informationTrue Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique
True Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique Priyanka Sharma ME (ECE) Student NITTTR Chandigarh Rajesh Mehra Associate Professor Department of ECE NITTTR Chandigarh
More informationTRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN
TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department
More informationDesign of Low Power One-Bit Hybrid-CMOS Full Adder Cells
Design of Low Power One-Bit Hybrid-CMOS Full Adder Cells Sushil B. Bhaisare 1, Sonalee P. Suryawanshi 2, Sagar P. Soitkar 3 1 Lecturer in Electronics Department, Nagpur University, G.H.R.I.E.T.W. Nagpur,
More informationClass 18: Memories-DRAMs
Topics: 1. Introduction 2. Advantages and Disadvantages of DRAMs 3. Evolution of DRAMs 4. Evolution of DRAMs 5. Basics of DRAMs 6. Basics of DRAMs 7. Write Operation 8. SA-Normal Operation 9. SA-Read Operation
More information1. Memory technology & Hierarchy
1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency
More informationA New Low Power Dynamic Full Adder Cell Based on Majority Function
World Applied Sciences Journal 4 (1): 133-141, 2008 ISSN 1818-4952 IDOSI Publications, 2008 A New Low Power Dynamic Full Adder Cell Based on Majority Function 1 Vahid Foroutan, 2 Keivan Navi and 1 Majid
More informationHow To Reduce Energy Dissipation Of An On Chip Memory Array
Proceedings of 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC) Adapting the Columns of Storage Components for Lower Static Energy Dissipation Mehmet Burak Aykenar,
More informationPower Reduction Techniques in the SoC Clock Network. Clock Power
Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a
More informationLOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP Anurag #1, Gurmohan Singh #2, V. Sulochana #3 # Centre for Development of Advanced Computing, Mohali, India 1 anuragece09@gmail.com 2 gurmohan@cdac.in
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationA Survey on Sequential Elements for Low Power Clocking System
Journal of Computer Applications ISSN: 0974 1925, Volume-5, Issue EICA2012-3, February 10, 2012 A Survey on Sequential Elements for Low Power Clocking System Bhuvana S ECE Department, Avinashilingam University
More informationA Novel Low Power, High Speed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem
A Novel Low Power, High Speed 4 Transistor CMOS Full Adder Cell with 5% Improvement in Threshold Loss Problem T. Vigneswaran, B. Mukundhan, and P. Subbarami Reddy Abstract Full adders are important components
More informationTwo-Phase Clocking Scheme for Low-Power and High- Speed VLSI
International Journal of Advances in Engineering Science and Technology 225 www.sestindia.org/volume-ijaest/ and www.ijaestonline.com ISSN: 2319-1120 Two-Phase Clocking Scheme for Low-Power and High- Speed
More informationA MULTILEVEL INVERTER FOR SYNCHRONIZING THE GRID WITH RENEWABLE ENERGY SOURCES BY IMPLEMENTING BATTERY CUM DC-DC CONERTER
A MULTILEVEL INVERTER FOR SYNCHRONIZING THE GRID WITH RENEWABLE ENERGY SOURCES BY IMPLEMENTING BATTERY CUM DC-DC CONERTER 1 KARUNYA CHRISTOBAL LYDIA. S, 2 SHANMUGASUNDARI. A, 3 ANANDHI.Y 1,2,3 Electrical
More informationHybrid Power System with A Two-Input Power Converter
Hybrid Power System with A Two-Input Power Converter Y. L. Juan and H. Y. Yang Department of Electrical Engineering National Changhua University of Education Jin-De Campus, Address: No.1, Jin-De Road,
More informationDESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
More informationAutomated Switching Mechanism for Multi-Standard RFID Transponder
Automated Switching Mechanism for Multi-Standard RFID Transponder Teh Kim Ting and Khaw Mei Kum Faculty of Engineering Multimedia University Cyberjaya, Malaysia mkkhaw@mmu.edu.my Abstract This paper presents
More informationSTUDY AND ANALYSIS OF DIFFERENT TYPES OF COMPARATORS
STUDY AND ANALYSIS OF DIFFERENT TYPES OF COMPARATORS A Thesis submitted in partial fulfillment of the requirements for the degree of Bachelor of Technology In Electronics and Communication Engineering
More informationLM 358 Op Amp. If you have small signals and need a more useful reading we could amplify it using the op amp, this is commonly used in sensors.
LM 358 Op Amp S k i l l L e v e l : I n t e r m e d i a t e OVERVIEW The LM 358 is a duel single supply operational amplifier. As it is a single supply it eliminates the need for a duel power supply, thus
More informationMAS.836 HOW TO BIAS AN OP-AMP
MAS.836 HOW TO BIAS AN OP-AMP Op-Amp Circuits: Bias, in an electronic circuit, describes the steady state operating characteristics with no signal being applied. In an op-amp circuit, the operating characteristic
More information1.1 Silicon on Insulator a brief Introduction
Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial
More informationDesign of Energy Efficient Low Power Full Adder using Supply Voltage Gating
Design of Energy Efficient Low Power Full Adder using Supply Voltage Gating S.Nandhini 1, T.G.Dhaarani 2, P.Kokila 3, P.Premkumar 4 Assistant Professor, Dept. of ECE, Nandha Engineering College, Erode,
More informationLecture 24. Inductance and Switching Power Supplies (how your solar charger voltage converter works)
Lecture 24 Inductance and Switching Power Supplies (how your solar charger voltage converter works) Copyright 2014 by Mark Horowitz 1 Roadmap: How Does This Work? 2 Processor Board 3 More Detailed Roadmap
More informationTitle : Analog Circuit for Sound Localization Applications
Title : Analog Circuit for Sound Localization Applications Author s Name : Saurabh Kumar Tiwary Brett Diamond Andrea Okerholm Contact Author : Saurabh Kumar Tiwary A-51 Amberson Plaza 5030 Center Avenue
More informationClass 11: Transmission Gates, Latches
Topics: 1. Intro 2. Transmission Gate Logic Design 3. X-Gate 2-to-1 MUX 4. X-Gate XOR 5. X-Gate 8-to-1 MUX 6. X-Gate Logic Latch 7. Voltage Drop of n-ch X-Gates 8. n-ch Pass Transistors vs. CMOS X-Gates
More informationDesign and Simulation of Soft Switched Converter Fed DC Servo Drive
International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-237, Volume-1, Issue-5, November 211 Design and Simulation of Soft Switched Converter Fed DC Servo Drive Bal Mukund Sharma, A.
More informationHarmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies
Soonwook Hong, Ph. D. Michael Zuercher Martinson Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies 1. Introduction PV inverters use semiconductor devices to transform the
More informationTest Solution for Data Retention Faults in Low-Power SRAMs
Test Solution for Data Retention Faults in Low-Power SRAMs L. B. Zordan 1 A. Bosio 1 L. Dilillo 1 P. Girard 1 A. Todri 1 A. Virazel 1 N. Badereddine 2 1 LIRMM - Université Montpellier II / CNRS 161, rue
More informationCHAPTER 16 MEMORY CIRCUITS
CHPTER 6 MEMORY CIRCUITS Chapter Outline 6. atches and Flip-Flops 6. Semiconductor Memories: Types and rchitectures 6.3 Random-ccess Memory RM Cells 6.4 Sense-mplifier and ddress Decoders 6.5 Read-Only
More informationA 10,000 Frames/s 0.18 µm CMOS Digital Pixel Sensor with Pixel-Level Memory
Presented at the 2001 International Solid State Circuits Conference February 5, 2001 A 10,000 Frames/s 0.1 µm CMOS Digital Pixel Sensor with Pixel-Level Memory Stuart Kleinfelder, SukHwan Lim, Xinqiao
More information10 BIT s Current Mode Pipelined ADC
10 BIT s Current Mode Pipelined ADC K.BHARANI VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA kothareddybharani@yahoo.com P.JAYAKRISHNAN VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA pjayakrishnan@vit.ac.in
More informationMemory. The memory types currently in common usage are:
ory ory is the third key component of a microprocessor-based system (besides the CPU and I/O devices). More specifically, the primary storage directly addressed by the CPU is referred to as main memory
More informationHIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER
HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER Sachin Kumar *1, Aman Kumar #2, Puneet Bansal #3 * Department of Electronic Science, Kurukshetra University, Kurukshetra, Haryana, India # University Institute
More informationParametric variation analysis of CUK converter for constant voltage applications
ISSN (Print) : 232 3765 (An ISO 3297: 27 Certified Organization) Vol. 3, Issue 2, February 214 Parametric variation analysis of CUK converter for constant voltage applications Rheesabh Dwivedi 1, Vinay
More informationSequential 4-bit Adder Design Report
UNIVERSITY OF WATERLOO Faculty of Engineering E&CE 438: Digital Integrated Circuits Sequential 4-bit Adder Design Report Prepared by: Ian Hung (ixxxxxx), 99XXXXXX Annette Lo (axxxxxx), 99XXXXXX Pamela
More informationChapter 5 :: Memory and Logic Arrays
Chapter 5 :: Memory and Logic Arrays Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Copyright 2007 Elsevier 5- ROM Storage Copyright 2007 Elsevier 5- ROM Logic Data
More informationPulse Width Modulated (PWM) Drives. AC Drives Using PWM Techniques
Drives AC Drives Using PWM Techniques Power Conversion Unit The block diagram below shows the power conversion unit in Pulse Width Modulated (PWM) drives. In this type of drive, a diode bridge rectifier
More informationContents. Overview... 5-1 Memory Compilers Selection Guide... 5-2
Memory Compilers 5 Contents Overview... 5-1 Memory Compilers Selection Guide... 5-2 CROM Gen... 5-3 DROM Gen... 5-9 SPSRM Gen... 5-15 SPSRM Gen... 5-22 SPRM Gen... 5-31 DPSRM Gen... 5-38 DPSRM Gen... 5-47
More informationLow leakage and high speed BCD adder using clock gating technique
Low leakage and high speed BCD adder using clock gating technique Mr. Suri shiva 1 Mr K.R.Anudeep Laxmikanth 2 Mr. Naveen Kumar.Ch 3 Abstract The growing market of mobile, battery powered electronic systems
More informationLecture 10: Latch and Flip-Flop Design. Outline
Lecture 1: Latch and Flip-Flop esign Slides orginally from: Vladimir Stojanovic Computer Systems Laboratory Stanford University horowitz@stanford.edu 1 Outline Recent interest in latches and flip-flops
More informationA Low-Cost VCA Limiter
The circuits within this application note feature THAT218x to provide the essential function of voltage-controlled amplifier (VCA). Since writing this note, THAT has introduced a new dual VCA, as well
More informationHere we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.
Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block
More informationCS250 VLSI Systems Design Lecture 8: Memory
CS250 VLSI Systems esign Lecture 8: Memory John Wawrzynek, Krste Asanovic, with John Lazzaro and Yunsup Lee (TA) UC Berkeley Fall 2010 CMOS Bistable 1 0 Flip State 0 1 Cross-coupled inverters used to hold
More informationDRG-Cache: A Data Retention Gated-Ground Cache for Low Power 1
DRG-Cache: A Data Retention Gated-Ground Cache for Low Power 1 ABSTRACT In this paper we propose a novel integrated circuit and architectural level techniue to reduce leakage power consumption in high
More informationDIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION Introduction The outputs from sensors and communications receivers are analogue signals that have continuously varying amplitudes. In many systems
More informationPerformance Comparison of an Algorithmic Current- Mode ADC Implemented using Different Current Comparators
Performance Comparison of an Algorithmic Current- Mode ADC Implemented using Different Current Comparators Veepsa Bhatia Indira Gandhi Delhi Technical University for Women Delhi, India Neeta Pandey Delhi
More informationDesign and Development of Speed Control of Induction motor drive using Pulse-Width Modulation
Design and Development of Speed Control of Induction motor drive using Pulse-Width Modulation Jigar Vaidya 1, Vatsal Shukla 2, Darshan Kale 3 1 UG Student, Electrical Department,jdv27993@gmail.com, +91-9662532919
More informationDRIVE CIRCUITS FOR POWER MOSFETs AND IGBTs
DRIVE CIRCUITS FOR POWER MOSFETs AND IGBTs by B. Maurice, L. Wuidart 1. INTRODUCTION Unlike the bipolar transistor, which is current driven, Power MOSFETs, with their insulated gates, are voltage driven.
More informationA 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.3, JUNE, 2013 http://dx.doi.org/10.5573/jsts.2013.13.3.185 A 1.62/2.7/5.4 Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
More informationChapter 10 Advanced CMOS Circuits
Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pull-up inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in
More informationLow Power and Reliable SRAM Memory Cell and Array Design
Springer Series in Advanced Microelectronics 31 Low Power and Reliable SRAM Memory Cell and Array Design Bearbeitet von Koichiro Ishibashi, Kenichi Osada 1. Auflage 2011. Buch. XI, 143 S. Hardcover ISBN
More informationLecture 060 Push-Pull Output Stages (1/11/04) Page 060-1. ECE 6412 - Analog Integrated Circuits and Systems II P.E. Allen - 2002
Lecture 060 PushPull Output Stages (1/11/04) Page 0601 LECTURE 060 PUSHPULL OUTPUT STAGES (READING: GHLM 362384, AH 226229) Objective The objective of this presentation is: Show how to design stages that
More informationModel-Based Synthesis of High- Speed Serial-Link Transmitter Designs
Model-Based Synthesis of High- Speed Serial-Link Transmitter Designs Ikchan Jang 1, Soyeon Joo 1, SoYoung Kim 1, Jintae Kim 2, 1 College of Information and Communication Engineering, Sungkyunkwan University,
More informationPulse Width Modulated (PWM)
Control Technologies Manual PWM AC Drives Revision 1.0 Pulse Width Modulated (PWM) Figure 1.8 shows a block diagram of the power conversion unit in a PWM drive. In this type of drive, a diode bridge rectifier
More informationA true low voltage class-ab current mirror
A true low voltage class-ab current mirror A. Torralba, 1a) R. G. Carvajal, 1 M. Jiménez, 1 F. Muñoz, 1 and J. Ramírez-Angulo 2 1 Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros,
More information8 Gbps CMOS interface for parallel fiber-optic interconnects
8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California
More informationRAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
More informationHello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of
Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of applications such as home appliances, medical, automotive,
More informationLAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS
LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS Objective In this experiment you will study the i-v characteristics of an MOS transistor. You will use the MOSFET as a variable resistor and as a switch. BACKGROUND
More informationAn Efficient AC/DC Converter with Power Factor Correction
An Efficient AC/DC Converter with Power Factor Correction Suja C Rajappan 1, K. Sarabose 2, Neetha John 3 1,3 PG Scholar, Sri Shakthi Institute of Engineering & Technology, L&T Bypass Road, Coimbatore-62,
More informationCMOS, the Ideal Logic Family
CMOS, the Ideal Logic Family INTRODUCTION Let s talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have
More informationA Practical Guide to Free Energy Devices
A Practical Guide to Free Energy Devices Device Patent No 29: Last updated: 7th October 2008 Author: Patrick J. Kelly This is a slightly reworded copy of this patent application which shows a method of
More informationLeakage Power Reduction Using Sleepy Stack Power Gating Technique
Leakage Power Reduction Using Sleepy Stack Power Gating Technique M.Lavanya, P.Anitha M.E Student [Applied Electronics], Dept. of ECE, Kingston Engineering College, Vellore, Tamil Nadu, India Assistant
More informationISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 4.7 A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems
More informationECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path
ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path Project Summary This project involves the schematic and layout design of an 8-bit microprocessor data
More informationAnalysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization
Analysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization Shubhara Yewale * and R. S. Gamad ** * (Department of Electronics & Instrumentation
More informationClosed Loop PWM Control for Induction Motor Drive Using Dual Output Three Phase Inverter
Closed Loop PWM Control for Induction Motor Drive Using Dual Output Three Phase Inverter Archana.P 1, Karthick.R 2 Pg Scholar [PED], Department of EEE, CSI College of Engineering, Ketti, Tamilnadu, India
More informationMonte Carlo Simulation of Device Variations and Mismatch in Analog Integrated Circuits
Proceedings of The National Conference On Undergraduate Research (NCUR) 2006 The University of North Carolina at Asheville Asheville, North Carolina April 6 8, 2006 Monte Carlo Simulation of Device Variations
More informationChapter 4. LLC Resonant Converter
Chapter 4 LLC Resonant Converter 4.1 Introduction In previous chapters, the trends and technical challenges for front end DC/DC converter were discussed. High power density, high efficiency and high power
More informationModified Cascaded Five Level Multilevel Inverter Using Hybrid Pulse Width Modulation
International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-4, Special Issue-2, April 2016 E-ISSN: 2347-2693 Modified Cascaded Five Level Multilevel Inverter Using Hybrid
More informationLaboratory 4: Feedback and Compensation
Laboratory 4: Feedback and Compensation To be performed during Week 9 (Oct. 20-24) and Week 10 (Oct. 27-31) Due Week 11 (Nov. 3-7) 1 Pre-Lab This Pre-Lab should be completed before attending your regular
More informationMemory Testing. Memory testing.1
Memory Testing Introduction Memory Architecture & Fault Models Test Algorithms DC / AC / Dynamic Tests Built-in Self Testing Schemes Built-in Self Repair Schemes Memory testing.1 Memory Market Share in
More informationDesign a Phase Interleaving PFC Buck Boost Converter to Improve the Power Factor
International Journal of Innovation and Scientific Research ISSN 2351-8014 Vol. 11 No. 2 Nov. 2014, pp. 445-449 2014 Innovative Space of Scientific Research Journals http://www.ijisr.issr-journals.org/
More informationBridgeless PFC Implementation Using One Cycle Control Technique
Bridgeless PFC Implementation Using One Cycle Control Technique Bing Lu Center for Power Electronics Systems Virginia Polytechnic Institute and State University 674 Whittemore Hall Blacksburg, VA 24061
More informationApplication Note 142 August 2013. New Linear Regulators Solve Old Problems AN142-1
August 2013 New Linear Regulators Solve Old Problems Bob Dobkin, Vice President, Engineering and CTO, Linear Technology Corp. Regulators regulate but are capable of doing much more. The architecture of
More informationHT9170 DTMF Receiver. Features. General Description. Selection Table
DTMF Receiver Features Operating voltage: 2.5V~5.5V Minimal external components No external filter is required Low standby current (on power down mode) General Description The HT9170 series are Dual Tone
More informationHigh Voltage Power Supplies for Analytical Instrumentation
ABSTRACT High Voltage Power Supplies for Analytical Instrumentation by Cliff Scapellati Power supply requirements for Analytical Instrumentation are as varied as the applications themselves. Power supply
More informationDesign and Applications of HCPL-3020 and HCPL-0302 Gate Drive Optocouplers
Design and Applications of HCPL-00 and HCPL-00 Gate Drive Optocouplers Application Note 00 Introduction The HCPL-00 (DIP-) and HCPL-00 (SO-) consist of GaAsP LED optically coupled to an integrated circuit
More informationTopics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology
Topics of Chapter 5 Sequential Machines Memory elements Memory elements. Basics of sequential machines. Clocking issues. Two-phase clocking. Testing of combinational (Chapter 4) and sequential (Chapter
More informationSimulation and Analysis of Parameter Identification Techniques for Induction Motor Drive
International Journal of Electronic and Electrical Engineering. ISSN 0974-2174 Volume 7, Number 10 (2014), pp. 1027-1035 International Research Publication House http://www.irphouse.com Simulation and
More informationA 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link
A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link Kang jik Kim, Ki sang Jeong, Seong ik Cho The Department of Electronics Engineering Chonbuk National
More informationMemory Basics. SRAM/DRAM Basics
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationRF Energy Harvesting Circuits
RF Energy Harvesting Circuits Joseph Record University of Maine ECE 547 Fall 2011 Abstract This project presents the design and simulation of various energy harvester circuits. The overall design consists
More information5V Tolerance Techniques for CoolRunner-II Devices
Application Note: Coolunner-II CPLDs XAPP429 (v1.0) August 8, 2003 5V Tolerance Techniques for Summary This document describes several different methods for interfacing 5V signals to Coolunner - II devices.
More informationHigh-Frequency Integrated Circuits
High-Frequency Integrated Circuits SORIN VOINIGESCU University of Toronto CAMBRIDGE UNIVERSITY PRESS CONTENTS Preface, page xiii Introduction l 1.1 High-frequency circuits in wireless, fiber-optic, and
More information