trend: embedded systems 3
|
|
- Winifred Powell
- 7 years ago
- Views:
Transcription
1 Eindhoven University of Technology 1 CompSOC: A Predictable and Composable Multicore System Kees Goossens The CompSOC team Kees Goossens <k.g.w.goossens@tue.nl> Group Electrical Engineering Faculty trend: embedded systems 3 phones, game consoles, cars, refrigerators, buildings,... interaction with physical world è real-time requirements [wikipedia.org] [sensimed.com] [mit.edu] 1
2 Eindhoven University of Technology 2 trend: multiple s on one embedded device 4 different domains infotainment (streaming à video analysis), games real-time control, (wireless) networking stacks [st.com] [carvoyant.com] observation: different s 5 have different characteristics and requirements FT, ST, NT, adaptive,... are designed by different parties use different models of computation (MOC) & verification approaches FT à worst case & formal verification NT à average case & simulation adaptive ST à actual case & simulation use different resource-management policies data / event / time, schedulers, power management 2
3 Eindhoven University of Technology 3 problem: design time 6 systems are complex time is short + it takes too long getting worse money - time start design start selling first profit end of life monolithic verification after integration, multiple s circular verification who to blame for errors? goal & approach 7 reduce SOC design & verification effort independent design, verification, and deployment per as the unit of verification two complexity-reducing techniques composability predictability applied to multi- system with distributed shared offering multiple programming models / models of computation 3
4 Eindhoven University of Technology 4 composability 8 virtual execution per defined by its space, time, energy budgets design, verify, deploy in a virtual no interference when integrating, executing, or switching use cases FT TT control ST KPN video FT dataflow radio FT TT control ST KPN video FT dataflow radio NT GUI NT GUI N! combinations & interleavings è N virtual s inter-dependent state 2 S x 2 S x 2 S x 2 S è independent states 2 S + 2 S + 2 S + 2 S composability 9 time-division-multiplex virtual execution s space, time, power & energy budgets no interference FT radio virtual ST video virtual. interc. mem.. interc. mem. interconnect interconnect inter- scheduling µkernel 4
5 Eindhoven University of Technology 5 composability & predictability 10 each can have its own programming model, scheduling, power management (CS)DF, KPN, TT, DSM for T use predictable schedulers, and associated real-time formalism FT radio virtual ST video virtual. interc. mem.. interc. mem. intra- scheduling & power management interconnect interconnect inter- scheduling CompSOC 11 CM CM DAM 5
6 Eindhoven University of Technology 6 CompSOC 12 CM CM DAM CompSOC T1 13 system app. TOS TOS TOS CM CM DAM 6
7 Eindhoven University of Technology 7 CompSOC T1 T2 T2 T1 14 FT dataflow HT control FT dataflow system app. TOS TOS TOS CM CM DAM CompSOC communication T2 FT dataflow HT control FT dataflow T1 system app. 15 TOS TOS TOS shared (TDM) CM CM DAM 7
8 Eindhoven University of Technology 8 CompSOC remote communication T2 FT dataflow HT control FT dataflow T1 system app. 16 TOS TOS TOS dual port not shared CM dual port DAM CM shared (TDM) CompSOC remote shared T2 FT dataflow HT control FT dataflow T1 system app. 17 TOS TOS TOS CM CM DAM shared (CCSP) 8
9 Eindhoven University of Technology 9 composability 19 s can use any programming model cyclo-static dataflow variable-rate dataflow KPN time-triggered barriers distributed-shared, with restrictions (see later) mixed-criticality predictability FT dataflow T2 HT control FT dataflow compositional creation of dataflow model 20 TOS TOS TOS CM CM DAM 9
10 Eindhoven University of Technology 10 predictability binding T2 FT dataflow HT control FT dataflow compositional creation of dataflow model 21 TOS TOS TOS 300 CM CM DAM predictability binding T2 FT dataflow HT control FT dataflow compositional creation of dataflow model 22 TOS TOS TOS CM CM DAM 10
11 Eindhoven University of Technology 11 predictability binding T2 FT dataflow HT control FT dataflow compositional creation of dataflow model 23 TOS TOS TOS CM CM DAM predictability binding T2 FT dataflow HT control FT dataflow compositional creation of dataflow model 24 TOS TOS TOS CM DAM CM
12 Eindhoven University of Technology 12 predictability with CSDF actor 1 actor 2 NOC actor 3 CSDF graph captures functionality & data dependencies mapping of on unshared resources (WCET) resource sharing & composability (SO, TDM,, L,...) (WCT) finite buffer sizes, flow control / backpressure compositional method CSDF graph is constructed of independent smaller subgraphs budgets within, and between s design flow 29 the CompSOC & SDF3 dataflow framework automatic generation of : s, NOC, controllers software: TOS, resource management, drivers, MOC libraries for s bundles ELFs virtual execution specification dynamically loaded on the at run time actor-resource binding, buffer sizes, TOS scheduling interval, scheduler settings (SO schedule, TDM slots, CCSP priorities, etc.) for dataflow s end-to-end throughput and latency analysis FPGA prototype 12
13 Eindhoven University of Technology 13 CompSOC & SDF 3 design flow 30 C NOC mem actor code dataflow graph physical specification WCET calculation smart tools, work of many people libs & TOS ELFs app ELFs ` VEP specification system system sw sw ELFs ELFs ukernel, ukernel, M, M, boot boot physical specification bitfiles bundle system bundle CompSOC & SDF 3 design flow 31 C NOC mem NOC mem actor / ess / job / task /... code CSDF / KPN/ TT /... graph virtual execution (VEP) specification physical specification predictability tools for your MOC smart tools, work of many people libs & TOS ELFs app ELFs ` VEP specification system system sw sw ELFs ELFs ukernel, ukernel, M, M, boot boot physical specification bitfiles bundle system bundle 13
14 Eindhoven University of Technology 14 conclusions 44 reduce SOC design effort independent design, verification, and execution per composability predictability bundles specify virtual execution and -specific MOC, scheduling, power management any mix of NT, ST, FT design flow FPGA prototype used in teaching MSc embedded systems lab for past 9 years, embedded control & vehicle networking courses more information: 45 CompSOC overview in SIGBED 13 and in Multi System-on-Chip. Huebner (ed), Springer, 2010 real-time NOC, DAC 10 eal-time DAM controller, DATE 13, ECTS 14 CompOSe TOS, MICPO 11 CoMiK microkernel, DATE 14 Composable power management, SAMOS 11 Design flow, FPGA World 13 SDF3, DAC 06 NEW Memory Controllers for Mixed-Time- Criticality Systems 14
15 Eindhoven University of Technology 15 acknowledgements Kees Goossens (team leader) Gabriela Breaban Sven Goossens Martijn Koedam einier van Kampenhout Yonghui Li Andrew Nelson asool Tavakoli Juan Valencia in close collaboration with the dataflow research (SDF3) at TU/e Sander Stuijk Marc Geilen and many others This research is partially supported by EU grants CATENE CA505 BENEFIC, CA703 OpenES, CT217 ESIST, ATEMIS EMC2 and DEWI. Parts of the were developed with support from Flexs, T-CEST, COMCAS, Cobra, Scalopes, TSA, NEST, NEVA, MESA. 46 end 47 for further information Kees Goossens Group Electrical Engineering Faculty 15
CompSOC: a Mixed-Criticality Multi-MOC Execution Platform
Eindhoven University of Technology 1 CompSOC: a Mixed-Criticality Multi-MOC Execution Platform Kees Goossens and the CompSOC team at TUE and TUD Kees Goossens
More informationVirtualisation in NOCs for enhanced MPSOC robustness and performance verification. overview 1
Virtualisation in NOCs for enhanced POC robustness and performance verification Electronic ystems Group Electrical Engineering Faculty overview 1 context
More informationA Mixed Time-Criticality SDRAM Controller
NEST COBRA CA4 A Mixed Time-Criticality SDRAM Controller MeAOW 3-9-23 Sven Goossens, Benny Akesson, Kees Goossens Mixed Time-Criticality 2/5 Embedded multi-core systems are getting more complex: Integrating
More informationNATIONAL SUN YAT-SEN UNIVERSITY
NATIONAL SUN YAT-SEN UNIVERSITY Department of Electrical Engineering (Master s Degree, Doctoral Program Course, International Master's Program in Electric Power Engineering) Course Structure Course Structures
More informationBuilding Embedded Systems
All Rights Reserved. The contents of this document cannot be reproduced without prior permission of the authors. Building Embedded Systems Chapter 2: Building Operating Systems Andreas Knirsch andreas.knirsch@h-da.de
More informationMultiprocessor System-on-Chip
http://www.artistembedded.org/fp6/ ARTIST Workshop at DATE 06 W4: Design Issues in Distributed, CommunicationCentric Systems Modelling Networked Embedded Systems: From MPSoC to Sensor Networks Jan Madsen
More informationSoftware Stacks for Mixed-critical Applications: Consolidating IEEE 802.1 AVB and Time-triggered Ethernet in Next-generation Automotive Electronics
Software : Consolidating IEEE 802.1 AVB and Time-triggered Ethernet in Next-generation Automotive Electronics Soeren Rumpf Till Steinbach Franz Korf Thomas C. Schmidt till.steinbach@haw-hamburg.de September
More informationSolving Network Challenges
Solving Network hallenges n Advanced Multicore Sos Presented by: Tim Pontius Multicore So Network hallenges Many heterogeneous cores: various protocols, data width, address maps, bandwidth, clocking, etc.
More informationGETTING STARTED WITH ANDROID DEVELOPMENT FOR EMBEDDED SYSTEMS
Embedded Systems White Paper GETTING STARTED WITH ANDROID DEVELOPMENT FOR EMBEDDED SYSTEMS September 2009 ABSTRACT Android is an open source platform built by Google that includes an operating system,
More informationTesting Packet Switched Network Performance of Mobile Wireless Networks IxChariot
TEST PLAN Testing Packet Switched Network Performance of Mobile Wireless Networks IxChariot www.ixiacom.com 915-6649-01, 2006 Contents Testing Packet Switched Network Performance of Mobile Wireless Networks...3
More informationA Software-Based Technique Enabling Composable Hierarchical Preemptive Scheduling for Time-Triggered Applications
A Software-Based Technique Enabling Composable Hierarchical Preemptive Scheduling for Time-Triggered Applications Ashkan Beyranvand Nejad, Anca Molnos, and Kees Goossens A.BeyranvandNejad@tudelft.nl (Delft
More informationcase study : is your network about to become self-aware?
case study : is your network about to become self-aware? Sander Veraar Senior Consultant Product Management Singapore, 21 July 2011 Verizon Business We are a leading provider of IT, Communications, Security
More informationComputer and Set of Robots
Lesson 11:DESIGN PROCESS EXAMPLES Mobile-Phone, Mobile- Computer and Set of Robots 1 Mobile Phone 2 Mobile phone SoC (System-on-Chip) Hardware units Microcontroller or ASIP (Application Specific Instruction
More informationESE566 REPORT3. Design Methodologies for Core-based System-on-Chip HUA TANG OVIDIU CARNU
ESE566 REPORT3 Design Methodologies for Core-based System-on-Chip HUA TANG OVIDIU CARNU Nov 19th, 2002 ABSTRACT: In this report, we discuss several recent published papers on design methodologies of core-based
More informationA Data Centric Approach for Modular Assurance. Workshop on Real-time, Embedded and Enterprise-Scale Time-Critical Systems 23 March 2011
A Data Centric Approach for Modular Assurance The Real-Time Middleware Experts Workshop on Real-time, Embedded and Enterprise-Scale Time-Critical Systems 23 March 2011 Gabriela F. Ciocarlie Heidi Schubert
More informationMixed-Criticality Systems Based on Time- Triggered Ethernet with Multiple Ring Topologies. University of Siegen Mohammed Abuteir, Roman Obermaisser
Mixed-Criticality s Based on Time- Triggered Ethernet with Multiple Ring Topologies University of Siegen Mohammed Abuteir, Roman Obermaisser Mixed-Criticality s Need for mixed-criticality systems due to
More informationLaboratoryof Electronics, Antennas and Telecommunications (UMR 7248)
INSIS Laboratoryof Electronics, Antennas and Telecommunications (UMR 7248) LEAT - Université Nice-Sophia Antipolis, UMR CNRS 7248 Campus Sophi@Tech - Bâtiment Forum 930 route des Colles, BP 145, 06903
More informationDesign of Networks-on-Chip for Real-Time Multi-Processor Systems-on-Chip
Design of Networks-on-Chip for eal-time Multi-Processor Systems-on-Chip Jens Sparsø Department of Informatics and Mathematical Modelling Technical University of Denmark Email: jsp@imm.dtu.dk Abstract This
More informationTransform: Cloud Client Computing
Transform: Cloud Client Computing 跨 界 桌 面 雲 - 風 暴 即 來 臨 蘇 建 龍 戴 爾 桌 面 虛 擬 化 解 決 方 案 資 深 協 理 全 球 桌 面 虛 擬 化 市 場 趨 勢 -I 67% Market Growth Fast growth market = more opportunities 3 rd Wave 2 nd Wave Cloud
More informationThroughput constraint for Synchronous Data Flow Graphs
Throughput constraint for Synchronous Data Flow Graphs *Alessio Bonfietti Michele Lombardi Michela Milano Luca Benini!"#$%&'()*+,-)./&0&20304(5 60,7&-8990,.+:&;/&."!?@A>&"'&=,0B+C. !"#$%&'()* Resource
More informationHigh-Level Synthesis for FPGA Designs
High-Level Synthesis for FPGA Designs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer consultant Cereslaan 10b 5384 VT Heesch
More informationSoftware Engineering for Real- Time Systems.
Software Engineering for Real- Time Systems. Presented by Andrew Dyer-Smith and Jamie McClelland Overview What are Real-Time Systems. Requirements of Real-Time Systems Current Technology Construction 1
More informationSystems on Chip Design
Systems on Chip Design College: Engineering Department: Electrical First: Course Definition, a Summary: 1 Course Code: EE 19 Units: 3 credit hrs 3 Level: 3 rd 4 Prerequisite: Basic knowledge of microprocessor/microcontroller
More informationDell Wyse Cloud Connect
Dell Wyse Cloud Connect Secure productivity from work, home, and on the go. The ultra-compact personal cloud device that can make any HDMI/MHL-equipped display your own. For personal access to all of your
More informationDesign for Success: Designing for the Internet of Things with TiWiConnect
Design for Success: Designing for the Internet of Things with TiWiConnect Today s presenters Scott Lederer Senior Software Architect Dave Burleton Vice President of Marketing LSR.com Today s Agenda Why
More informationGoing Linux on Massive Multicore
Embedded Linux Conference Europe 2013 Going Linux on Massive Multicore Marta Rybczyńska 24th October, 2013 Agenda Architecture Linux Port Core Peripherals Debugging Summary and Future Plans 2 Agenda Architecture
More information1. PUBLISHABLE SUMMARY
1. PUBLISHABLE SUMMARY ICT-eMuCo (www.emuco.eu) is a European project with a total budget of 4.6M which is supported by the European Union under the Seventh Framework Programme (FP7) for research and technological
More informationOptimizing Configuration and Application Mapping for MPSoC Architectures
Optimizing Configuration and Application Mapping for MPSoC Architectures École Polytechnique de Montréal, Canada Email : Sebastien.Le-Beux@polymtl.ca 1 Multi-Processor Systems on Chip (MPSoC) Design Trends
More informationPredictable Mapping of Streaming Applications on Multiprocessors
Predictable Mapping of Streaming Applications on Multiprocessors PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Technische Universiteit Eindhoven, op gezag van de Rector Magnificus prof.dr.ir.
More information2015 MicroDoc GmbH, München www.microdoc.com. Java and IoT from a MicroDoc perspective
Java and IoT from a MicroDoc perspective MicroDoc Profile Founded in 1991 Privately owned software engineering company Offices in Munich, Berlin, Stuttgart International, cross industry, customer base
More informationGet the best performance from your LTE Network with MOBIPASS
Get the best performance from your LTE Network with MOBIPASS The most powerful, user friendly and scalable enodeb test tools family for Network Equipement Manufacturers and Mobile Network Operators Network
More informationLab 5 Using Remote Worklight Server
Lab 5 Using Remote Worklight Server Table of Contents 5. Using Remote Worklight Server... 5-3 5.1. Lab Setup...5-4 5.1.1. Delete the mobile app in the Worklight Console... 5-4 5.2. Using the Remote Worklight
More informationH MICRO CASE STUDY. Device API + IPC mechanism. Electrical and Functional characterization of HMicro s ECG patch
H MICRO CASE STUDY HMicro HMicro is a wireless healthcare chip company to enable industry s first fully disposable wireless patches with high reliability, high data integrity, low cost, small form factor
More informationVirtual scheduling for compositional real-time guarantees
Virtual scheduling for compositional real-time guarantees 8th IEEE International Symposium on Industrial Embedded Systems Martijn van den Heuvel, Reinder J. Bril and Johan J. Lukkien System Architecture
More informationARM Processors and the Internet of Things. Joseph Yiu Senior Embedded Technology Specialist, ARM
ARM Processors and the Internet of Things Joseph Yiu Senior Embedded Technology Specialist, ARM 1 Internet of Things is a very Diverse Market Human interface Location aware MEMS sensors Smart homes Security,
More informationINTERNET FOR VANET NETWORK COMMUNICATIONS -FLEETNET-
ABSTRACT INTERNET FOR VANET NETWORK COMMUNICATIONS -FLEETNET- Bahidja Boukenadil¹ ¹Department Of Telecommunication, Tlemcen University, Tlemcen,Algeria Now in the world, the exchange of information between
More informationHigh Performance or Cycle Accuracy?
CHIP DESIGN High Performance or Cycle Accuracy? You can have both! Bill Neifert, Carbon Design Systems Rob Kaye, ARM ATC-100 AGENDA Modelling 101 & Programmer s View (PV) Models Cycle Accurate Models Bringing
More informationMulti-core Curriculum Development at Georgia Tech: Experience and Future Steps
Multi-core Curriculum Development at Georgia Tech: Experience and Future Steps Ada Gavrilovska, Hsien-Hsin-Lee, Karsten Schwan, Sudha Yalamanchili, Matt Wolf CERCS Georgia Institute of Technology Background
More informationDell Wyse Cloud Connect discussion card
Dell Wyse Cloud Connect discussion card What is Cloud Connect? Cloud Connect is a portable enterprise IT-controlled HDMI/MHL (mobile high-definition link) cloud device that allows people to convert a capable
More informationBuilding Embedded Systems
All Rights Reserved. The contents of this document cannot be reproduced without prior permission of the authors. Building Embedded Systems Chapter 1: Introduction Andreas Knirsch andreas.knirsch@h-da.de
More informationMatthew Chu - SR. Technical Architect Channel Technical Sales Enablement
MOTOROLA WLAN OVERVIEW Matthew Chu - SR. Technical Architect Channel Technical Sales Enablement AGENDA Growth Opportunity and Key Drivers WiNG 5 & The Motorola Advantage Vertical Use Cases Resources Q
More informationCoupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems
Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems Manil Dev Gomony, Benny Akesson, and Kees Goossens Eindhoven University of Technology, The Netherlands Czech
More informationTOP 3 STRATEGIES TO REDUCE RISK IN AUTOMOTIVE/IN-VEHICLE SOFTWARE DEVELOPMENT
TOP 3 STRATEGIES TO REDUCE RISK IN AUTOMOTIVE/IN-VEHICLE SOFTWARE DEVELOPMENT Go beyond error detection to ensure safety and security TABLE OF CONTENTS The Three Biggest Challenges...4 Ensure compliance
More informationMPLS Layer 2 VPNs Functional and Performance Testing Sample Test Plans
MPLS Layer 2 VPNs Functional and Performance Testing Sample Test Plans Contents Overview 1 1. L2 VPN Padding Verification Test 1 1.1 Objective 1 1.2 Setup 1 1.3 Input Parameters 2 1.4 Methodology 2 1.5
More informationDataflow-Based Rapid Prototyping for Multicore DSP Systems
Dataflow-Based Rapid Prototyping for Multicore DSP Systems Technical Report PREESM/2014-05TR01, 2014 Maxime Pelcat, Karol Desnos, Julien Heulot, Clément Guy, Jean-François Nezan, Slaheddine Aridhi 1 Introduction
More informationSoftware Synthesis from Dataflow Models for G and LabVIEW
Presented at the Thirty-second Annual Asilomar Conference on Signals, Systems, and Computers. Pacific Grove, California, U.S.A., November 1998 Software Synthesis from Dataflow Models for G and LabVIEW
More informationDistributed Elastic Switch Architecture for efficient Networks-on-FPGAs
Distributed Elastic Switch Architecture for efficient Networks-on-FPGAs Antoni Roca, Jose Flich Parallel Architectures Group Universitat Politechnica de Valencia (UPV) Valencia, Spain Giorgos Dimitrakopoulos
More informationAbout Us. Technology Solutions & Services Company. Turn Innovative Ideas into Real Products & Software, Efficiently
Corporate Profile Confidential 2 About Us Technology Solutions & Services Company Turn Innovative Ideas into Real Products & Software, Efficiently A Reliable One Stop Solution Enabler Well-defined Processes
More informationExperience with the integration of distribution middleware into partitioned systems
Experience with the integration of distribution middleware into partitioned systems Héctor Pérez Tijero (perezh@unican.es) J. Javier Gutiérrez García (gutierjj@unican.es) Computers and Real-Time Group,
More informationComputer Engineering: MS Program Overview, Fall 2013
Computer Engineering: MS Program Overview, Fall 2013 Prof. Steven Nowick (nowick@cs.columbia.edu) Chair, (on sabbatical) Prof. Charles Zukowski (caz@columbia.edu) Acting Chair, Overview of Program The
More informationAdvanced Topics in Software Engineering (02265) The project(s) Ekkart Kindler
Advanced Topics in Software Engineering (02265) The project(s) Projects Part of this course is a project (ca. 2 ECTS points) The evaluation of this course is based on the result of this project The project
More informationDIPLODOCUS: An Environment for. the Hardware/Software Partitioning of. Institut Mines-Telecom. Complex Embedded Systems
DIPLODOCUS: An Environment for Institut Mines-Telecom the Hardware/Software Partitioning of Complex Embedded Systems Ludovic Apvrille, ludovic.apvrille@telecom-paristech.fr ETR 2013, Toulouse, France Goals
More informationAll Fibers Lead to Data Centers
shaping tomorrow with you All Fibers Lead to s With the recent explosive growth of video streaming, social media, and cloud-based services, a large portion of Internet traffic either comes from data centers
More informationLogiCORE IP AXI Performance Monitor v2.00.a
LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................
More informationSystem Component Deployment in a Realtime Embedded Software Defined Radio (SDR) Architecture
System Component Deployment in a Realtime Embedded Software Defined Radio (SDR) Architecture Dawn Szelc The MITRE Corp. Lead System Engineer Mark Adams Exigent International VP Wireless Engineering Outline
More informationUG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS
APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS This document provides an overview of the toolchain used to develop, build, and deploy EmberZNet and Silicon Labs Thread applications, and discusses some additional
More informationCMB 207 1I Citrix XenApp and XenDesktop Fast Track
CMB 207 1I Citrix XenApp and XenDesktop Fast Track This fast paced course provides the foundation necessary for students to effectively centralize and manage desktops and applications in the datacenter
More informationPedraforca: ARM + GPU prototype
www.bsc.es Pedraforca: ARM + GPU prototype Filippo Mantovani Workshop on exascale and PRACE prototypes Barcelona, 20 May 2014 Overview Goals: Test the performance, scalability, and energy efficiency of
More informationLow-Overhead Hard Real-time Aware Interconnect Network Router
Low-Overhead Hard Real-time Aware Interconnect Network Router Michel A. Kinsy! Department of Computer and Information Science University of Oregon Srinivas Devadas! Department of Electrical Engineering
More informationOn-Chip Communications Network Report
On-Chip Communications Network Report ABSTRACT This report covers the results of an independent, blind worldwide survey covering on-chip communications networks (OCCN), defined as is the entire interconnect
More informationModel-based system-on-chip design on Altera and Xilinx platforms
CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT Model-based system-on-chip design on Altera and Xilinx platforms Ronald Grootelaar, System Architect RJA.Grootelaar@3t.nl Agenda 3T Company profile Technology
More informationIntroduction to ARTEMIS Strategic Reseach Agenda. June 24, 2015
Introduction to ARTEMIS Strategic Reseach Agenda Road2CPS workshop, Paris June 24, 2015 Ad ten Berg Embedded & Cyber- Physical Systems Sidestick LCD-Displays Autopilot, Auto-Throttle, Envelope Protection
More informationReducing Configuration Complexity with Next Gen IoT Networks
Reducing Configuration Complexity with Next Gen IoT Networks Orama Inc. November, 2015 1 Network Lighting Controls Low Penetration - Why? Commissioning is very time-consuming & expensive Network configuration
More informationA Hardware and Software Monitor for High-Level System-on-Chip Verification
A Hardware and Software Monitor for High-Level System-on-Chip Verification M. El Shobaki and L. Lindh International Symposium on Quality Electronic Design, 2001 Presenter: Gu, Ruei-Ting What s the problem?
More informationOSGi Applications for the Next Generation of Automotive and Vehicle Infrastructure Systems
OSGi Applications for the Next Generation of Automotive and Vehicle Infrastructure Systems Scott Andrews, Cogenia Partners, LLC October, 2005 Overview Emerging Trends in Automotive Infotainment Key Issues
More informationAnalog Devices RadioVerse technology: Simpler wireless system design
Analog Devices RadioVerse technology: Simpler wireless system design Steve Taranovich - May 23, 2016 If you are a design engineer interested in ways to accelerate your development cycle for Wireless Radio
More informationBest Practices for Deploying, Replicating, and Managing Real-Time and FPGA Applications. ni.com
Best Practices for Deploying, Replicating, and Managing Real-Time and FPGA Applications System Deployment System Replication Configuration Mgmt. System Monitoring System Updates 2 Agenda Preparing for
More informationUsing Tomcat with CA Clarity PPM
Using Tomcat with CA Clarity PPM April 2014 Page 2 - Revision 1.0 TOMCAT Apache Tomcat is the black-box solution that comes bundled with CA Clarity PPM. The following topics will outline the benefits our
More informationSimplifying Big Data Deployments in Cloud Environments with Mellanox Interconnects and QualiSystems Orchestration Solutions
Simplifying Big Data Deployments in Cloud Environments with Mellanox Interconnects and QualiSystems Orchestration Solutions 64% of organizations were investing or planning to invest on Big Data technology
More informationDriving Service Delivery with SLA Performance Management
Driving Service Delivery with SLA Performance Management Providers #1 competitive advantage Service providers more and more depend on Ethernet services as the networks are evolving from traditional voice
More informationRUNTIME NETWORKS-ON-CHIP PERFORMANCE MONITORING.
TUIe technische universiteit eindhoven Faculty of Electrical Engineering Section Design Technology For Electronic Systems (ICS/ES) ICS-ES 859 Master's Thesis RUNTIME NETWORKS-ON-CHIP PERFORMANCE MONITORING.
More informationDesigning Applications for Heterogeneous ManyCore Architectures with the FlexTiles Platform
Designing Applications for Heterogeneous ManyCore Architectures with the FlexTiles Platform Benedikt Janßen, Fynn Schwiegelshohn, Martijn Koedam, François Duhem, Leonard Masing*, Stephan Werner*, Christophe
More informationDecember, 7th, 2015, Assises de l Embarqué
S3P Project Announcement December, 7th, 2015, Assises de l Embarqué 1 2015 Embedded France 16 novembre 2015 Agenda The IoT Opportunity The «Smart, Safeand Secure Platform» (S3P) Project The «S3P Alliance»
More informationRapid Prototyping and Deployment of User-to-User Networked Applications
Rapid Prototyping and Deployment of User-to-User Networked Applications Wan-Teh Chang Department of Electrical Engineering and Computer Sciences University of California at Berkeley DSP SEMINAR, 3 MAY
More informationSystem Software and TinyAUTOSAR
System Software and TinyAUTOSAR Florian Kluge University of Augsburg, Germany parmerasa Dissemination Event, Barcelona, 2014-09-23 Overview parmerasa System Architecture Library RTE Implementations TinyIMA
More informationNetwork. A Simulation Platform for Wireless Systems. Chair of Communication Networks RWTH Aachen University, Faculty 6
openwns Open Source Wireless Network Simulator A Simulation Platform for Wireless Systems Chair of Communication Networks RWTH Aachen University, Faculty 6 B. Walke, M. Schinnenburg, D. Bültmann Outline
More informationManagement of Security Information and Events in Future Internet
Management of Security Information and Events in Future Internet Who? Andrew Hutchison 1 Roland Rieke 2 From? 1 T-Systems South Africa 2 Fraunhofer Institute for Secure Information Technology SIT When?
More informationSchool of Computer Science
School of Computer Science Computer Science - Honours Level - 2014/15 October 2014 General degree students wishing to enter 3000- level modules and non- graduating students wishing to enter 3000- level
More informationHIPEAC 2015. Segregation of Subsystems with Different Criticalities on Networked Multi-Core Chips in the DREAMS Architecture
HIPEAC 2015 Segregation of Subsystems with Different Criticalities on Networked Multi-Core Chips in the DREAMS Architecture University of Siegen Roman Obermaisser Overview Mixed-Criticality Systems Modular
More informationFundamentals of a Windows Server Infrastructure MOC 10967
Fundamentals of a Windows Server Infrastructure MOC 10967 Course Outline Module 1: Installing and Configuring Windows Server 2012 This module explains how the Windows Server 2012 editions, installation
More informationLoad Balancing & DFS Primitives for Efficient Multicore Applications
Load Balancing & DFS Primitives for Efficient Multicore Applications M. Grammatikakis, A. Papagrigoriou, P. Petrakis, G. Kornaros, I. Christophorakis TEI of Crete This work is implemented through the Operational
More informationProduct Development Flow Including Model- Based Design and System-Level Functional Verification
Product Development Flow Including Model- Based Design and System-Level Functional Verification 2006 The MathWorks, Inc. Ascension Vizinho-Coutry, avizinho@mathworks.fr Agenda Introduction to Model-Based-Design
More informationSmart Grids. MIECF Conference April 2011
Smart Grids MIECF Conference April 2011 Introduction Introduction to Ausgrid s Smart Grid Program Overview of the Smart Grid, Smart City initiative Details on each application area for the project Smart
More informationIndustrial Application of MultiPARTES
Industrial Application of MultiPARTES January 21st, 2012 HiPEAC Workshop 2013 Integration of mixed-criticality subsystems on multi-core processors David Gonzalez (dgonzalez@ikerlan.es) 1 Definitions and
More informationThe Wireless Last Hop WHITE PAPER. What is it?...and why is it important? networks. - Improving the way the world connects -
The Wireless Last Hop WHITE PAPER What is it?...and why is it important? - Improving the way the world connects - Background Today s Internet is wireless. Comcast, Level 3 and AT&T may provide the connections
More informationKeynote Mobile Device Perspective
PRODUCT BROCHURE Keynote Mobile Device Perspective Keynote Mobile Device Perspective is a single platform for monitoring and troubleshooting mobile apps on real smartphones connected to live networks in
More informationUG103.8: Application Development Fundamentals: Tools
UG103.8: Application Development Fundamentals: Tools This document provides an overview of the toolchain used to develop, build, and deploy EmberZNet and Silicon Labs Thread applications, and discusses
More informationSecure Containers. Jan 2015 www.imgtec.com. Imagination Technologies HGI Dec, 2014 p1
Secure Containers Jan 2015 www.imgtec.com Imagination Technologies HGI Dec, 2014 p1 What are we protecting? Sensitive assets belonging to the user and the service provider Network Monitor unauthorized
More informationEmbedded Development Tools
Embedded Development Tools Software Development Tools by ARM ARM tools enable developers to get the best from their ARM technology-based systems. Whether implementing an ARM processor-based SoC, writing
More informationCustomer Experience. Silicon. Support & Professional Eng. Services. Freescale Provided SW & Solutions
September 2013 Silicon Support & Professional Eng. Services Customer Experience Freescale Provided SW & Solutions Provide Valued Software, Support & Professional Engineering Services, Competitively 2 Customer
More informationHigh Speed Internet Access Technology. Bespoke solutions. Installation, Maintenance and Support
High Speed Internet Access Technology Bespoke solutions Installation, Maintenance and Support Individual guests are increasingly using laptops, tablets and mobiles at the same time and this device proliferation
More information16 February 2016. Connected Worker
16 February 2016 Connected Worker Connected Worker 1 Real Time Gas Detection, Real Time Telematics Use any Smart Phone and/or computer for real time remote worker and vehicle tracking: - Includes real
More informationSoftware Development Workflow in Robotics
Software Development Workflow in Robotics Alois Knoll Simon Barner, Michael Geisinger, Markus Rickert Robotics and Embedded Systems Department of Informatics Technische Universität München ICRA 2009 Workshop
More informationICT4 - Customised and low power computing
ICT4 - Customised and low power computing Sandro D'Elia European Commission Directorate-general CONNECT Unit "Complex Systems & Advanced Computing" sandro.delia@ec.europa.eu Excellent Science: HPC Strategy
More informationWIND RIVER INTELLIGENT DEVICE PLATFORM XT
WIND RIVER INTELLIGENT DEVICE PLATFORM XT The Foundation for Building Devices That Connect to the Internet of Things The opportunities presented by the burgeoning Internet of Things (IoT) may be new, but
More informationPikeOS: Multi-Core RTOS for IMA. Dr. Sergey Tverdyshev SYSGO AG 29.10.2012, Moscow
PikeOS: Multi-Core RTOS for IMA Dr. Sergey Tverdyshev SYSGO AG 29.10.2012, Moscow Contents Multi Core Overview Hardware Considerations Multi Core Software Design Certification Consideratins PikeOS Multi-Core
More informationHow To Use The Cisco Aironet 1240G Series For A Wireless Network (Wired) And For A Wired Network (Wireless)
Cisco Aironet 1240G Series Access Point Cisco Aironet 1240G Series Access Points provide single-band 802.11g wireless connectivity for challenging RF environments such as factories, warehouses, and large
More informationArchitectures and Platforms
Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation
More informationChapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
More informationBuilding Access Networks that Support Carrier Ethernet 2.0 Services and SDN
In cooperation with Building Access Networks that Support Carrier Ethernet 2.0 Services and SDN COMMTECH Show Toronto, April 15-16 Mississauga Center by Pasquale Tagliarini Senior Solutions Engineer Agenda
More information