C H A P T E R 14. CMOS Digital Logic Circuits


 Abigayle Gallagher
 1 years ago
 Views:
Transcription
1 C H A P T E R 14 CMOS Digital Logic Circuits
2 Introduction CMOS is by far the most popular technology for the implementation of digital systems. The small size, ease of fabrication, and low power consumption of MOSFET enable extremely high levels of integration of both logic and memory circuit. Digital electronics normally based on logic circuits. These circuits composed of logic gates depend on pulses of electricity to make the circuit work. A logic gate performs a logical operation on one or more logic inputs and produces a single logic output. The logic normally performed is Boolean logic and is most commonly found in digital circuits. 2
3 Figure 14.1 A logic inverter operating from a dc supply V DD.
4
5 LogicCircuit Characterization The followings are major parameters usually used to characterize the performance of a logiccircuit family. Noise Margins Propagation Delay Power Dissipation DelayPower Product Silicon Area Fanin and Fanout 5
6 Figure 14.3 Voltage transfer characteristic of an inverter. The VTC is approximated by three straightline segments. Note the four parameters of the VTC (V OH, V OL, V IL, and V IH ) and their use in determining the noise margins (NM H and NM L ).
7 Figure 14.4
8 Noise Margins (1) The noise margin is an indicator of the ability to reject noise for a logiccircuit family and it is defined as Typical voltage transfer characteristic (VTC) of a logic inverter 8
9 Figure 14.6 The VTC of an ideal inverter.
10 Figure 14.7
11 Figure 14.8 A more elaborate implementation of the logic inverter utilizing two complementary switches. This is the basis of the CMOS inverter that we shall study in Section 14.2.
12 Figure 14.9
13 Figure The resistively loaded MOS inverter and its VTC (Example 14.1). Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
14 Figure (a) Enhancementload MOS inverter; (b) load curve; (c) construction to determine VTC; (d) the VTC. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
15 Power Dissipation E dissipation =CV DD21/2CV DD 2 Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
16 Power Dissipation For power dissipation The need to minimize the power dissipation is motivated by the desire to pack an everincreasing number of gates on a chip. It should be kept as low as possible, particularly for portable, batteryoperated equipment. 2 types of power dissipation in a logic gate. Static power dissipation: it refers to dissipation in the absence of switching action. Dynamic power dissipation occurs only when the gate is switched. For an inverter operated from a power supply V DD,and driving a load capacitance C, the dynamic power dissipation is The advanced chip operated at V DD ~1V with 100 million transistors packed produces more than 100 W dynamic power dissipation when the operation frequency is above 1 GHz. 16
17 Figure An inverter fed with the ideal pulse in (a) provides at its output the pulse in (b). Two delay times are defined as indicated. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
18 Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
19 Propagation Delay The dynamic performance of a logiccircuit family is characterized by the propagation delay of its basic inverter. Figure Definitions of propagation delays and transition times of the logic inverter. 19
20 DelayPower Product High speed performance combined with low power dissipation is always desirable. However, the 2 requirements are often in conflict. DelayPower product (DP) is a figureofmerit for comparing logic circuit families and it defines as The unit of DP is joules! The lower DP figure of a logic family, the more effective it is. 20
21 Silicon Area and FanIn/FanOut For Si area consideration, smaller area requirement enables the fabrication of a large number of gates per chip. There are 3 ways to reduce the area: Through advances in processing technology. Through circuitdesign techniques. Through careful chip layout. For fanin of a gate, it is the number of its inputs. For fanout, itisthemaximum number of similar gates that a gate can drive while maintaining guaranteed specifications. Increasing the fanout of the inverter will reduce V OH and hence NM H (example 5.10). 21
22 Digital IC Technologies and LogicCircuit Family Technologies Members of each family are made with the same technology, have a similar circuit structure, and exhibit the same basic features. 22
23 CMOS Technology (1) CMOS has replaced NMOS, a dominant device employed in the early days of VLSI, because of the much lower power dissipation. CMOS has also replaced bipolar (BJT) in digital system due to CMOS logic circuits dissipate much less power than bipolar ones and thus more circuits can be packed on a chip. The high impedance of the MOS transistors allows the designer to use charge storage as a means for temporary storage of information. The feature size of the MOS transistors has decreased dramatically and permits very tight circuit packing. 23
24 Bipolar Technology 2 logiccircuit families based on BJT are TTL and ECL. The new version of TTL (transistortransistor logic) operates BJT in nonsaturating mode and therefore enjoys a higher speed the conventional one. However, the application of TTL declines with the advent of VLSI era. ECL (emittercoupled logic) is the fastest logic among commercially available logiccircuit families. ECL is also used in VLSI circuit design if high speed is required and the designer is willing to accept high power dissipation and increased Si area. 24
25 BiCMOS and GaAs Technology BiCMOS combines the high operating speeds possible with BJTs (due to higher transconductance) with the low power dissipation in CMOS. It is used in special applications where the high performance justifies the more complex process technology it requires. GaAs (Gallium Arsenide) has higher carrier mobility and results in very high speed of operation. However, it remains the emerging technology and not commercially available. 25
26 Figure The CMOS inverter. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
27 Figure Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
28 28
29 Circuit Structure of A CMOS Inverter The inverter can be represented by a pair of switches operated in complementary fashion. Each switch is modeled by a finite on resistance, which is the sourcedrain resistance of the respective transistor. 29
30 Figure Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
31 Figure I p and I n as a function of V out. The intercepts of I p and I n (circled) represent the steadystate operation points of the CMOS inverter. 11 The curves are labeled by the input voltages: 0 = V in0 < V in1 < V in2 < V in3 < V in4 = V DD.
32 Figure Transfer curve of a CMOS inverter. 11 Points labeled A, B, C, and D correspond to those points labeled in Fig. 29.
33 Matching of Devices The term matching indicates the following conditions for Q N and Q P Matching of Q N and Q P provides equal transconductance equal currentdriving capability in both pullup and pull down directions equal propagation delays for t PLH and t PHL. symmetrical transfer characteristic 33
34 Figure The voltagetransfer characteristic of the CMOS inverter when Q N and Q P are matched. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
35 Static Operation of A CMOS Invertetr The voltage transfer characteristic of the CMOS inverter for matched Q N and Q P is shown below. The symmetry of VTC results in equal noise margins. (14.58), r=(kp/kn) 0.5 (14.59) 35
36 36
37 Figure Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
38 Vo: Vdd > 0.5 Vdd Sat > triode A calculation in complex and details can obtain Figure Dynamic operation of a capacitively loaded CMOS inverter: (a) circuit; (b) input and output waveforms; (c) equivalent circuit during the capacitor discharge; (d) trajectory of the operating point as the input goes high and C discharges through Q N. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
39 Dynamic Operation of A CMOS Inverter A simple approximate but exact method for analyzing the dynamic operation of a CMOS inverter. (14.64) Vtn~ 0.2 V DD 39
40 Figure Equivalent circuits for determining the propagation delays (a) t PHL and (b) t PLH of the inverter. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
41 What contributes to the capacitor between the output node and ground? Internal capacitance from Q N and Q P. Interconnect wire between inverter output node and the input of next stage. Input capacitance of load gates. Figure Circuit for analyzing the propagation delay of the inverter formed by Q 1 and Q 2, which is driving a similar inverter formed by Q 3 and Q 4. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
42 Figure The Miller multiplication of the feedback capacitance C gd1. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
43 Ipeak is at Vi= 0.5 Vdd, while both Qn and Qp are in Sat Figure The current in the CMOS inverter versus the input voltage. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
44 Baisc Structure of CMOS LogicGate Sructure A CMOS logic circuit is in effect an extension of the CMOS inverter. The CMOS logic gate consists of 2 networks: pulldown network (PDN) and pullup network (PUN). The PDN will conduct for all input combinations that require a low output and then pull the output down to ground Synthesizing PDN can be done by Expressing Y The input combinations that call for a high output will cause the PUN to conduct and pull the output up to V DD. Synthesizing PUN can be done by expressing Y. Figure Representation of a threeinput CMOS logic gate. The PUN comprises PMOS transistors, and the PDN comprises NMOS transistors. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
45 Examples of PullDown Networks Figure Examples of pulldown networks. usual and alternative circuit symbols Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
46 Examples of PullUp Networks Figure Examples of pullup networks. usual and alternative circuit symbols Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
47 Figure Usual and alternative circuit symbols for MOSFETs. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
48 The TwoInput NOR Gate How to realize the twoinput NOR function Y= A+B? Y= A+B = A B Y= A+B Figure A twoinput CMOS NOR gate. 48
49 Figure A twoinput CMOS NAND gate. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
50 A Complex Gate Note that PDN and PUN are dual networks: where a series branch exists in one, a parallel branch exists in the other. Duality can be always be used for PUN or PDN, however, the 2 networks are NOT necessarily duals. Figure CMOS realization of a complex gate. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
51 The ExclusiveOR Function (1) ExclusiveOR gates output a "high" (1) logic level if the inputs are at different logic levels, either 0 and 1 or 1 and 0. Conversely, they output a "low" (0) logic level if the inputs are at the same logic levels. The ExclusiveOR (sometimes called XOR) gate has both a symbol and a truth table pattern that is unique: Source: Lessons in Electric CircuitsVolume 4 Digital 51
52 The ExclusiveOR Function (2) How to realize the gate with more complex function Y= A B + A B? If Y is not a function of the complemented variables only, additional inverters are required. The type of exclusiveor requires 12 transistors for realization. Figure Realization of the exclusiveor (XOR) function: (a) The PUN synthesized directly from the expression in Eq. (14.86). (b) The complete XOR realization utilizing the PUN in (a) and a PDN that is synthesized directly from the expression in Eq. (14.87). Note that two inverters (not shown) are needed to generate the complemented variables. Also note that in this XOR realization, the PDN and the PUN are not dual networks; however, a realization based on dual networks is possible (see Problem 14.33). 52
53 Summary of the Synthesized Method The PDN can be most directly synthesized by expressing Y as a function of the uncomplemented variables. If complemented variables appear, additional inverter will be required. The PUN can be most directly synthesized by expressing Y as a function of the complemented variables. If uncomplemented variables appear, additional inverter will be required. The PDN can be obtained from PUN (and vice versa) using duality property. 53
54 DeMorgan s Therorem A mathematician named DeMorgan developed a pair of important rules regarding group complementation in Boolean algebra. Example Source: Lessons in Electric CircuitsVolume 4 Digital 54
55 Some Boolean Rules for Simplification (1) Source: Lessons in Electric CircuitsVolume 4 Digital 55
56 Some Boolean Rules for Simplification (2) Source: Lessons in Electric CircuitsVolume 4 Digital 56
57 Transistor Sizing (1) The W/L ratios for all devices are usually selected to provide the gate with currentdriving capability equal to that of a basic inverter. The PDN (PUN) should be able to provide a capacitor discharging (charging) current at least equal to that of an NMOS (PMOS) transistor with W/L=n (W/L=p). This will guarantee a worstcase gate delay equal to that of the basic inverter. For a basic inverter design, n is usually 1.5~2 and, for a matched design, p = (μ n / μ p ) n. The derivation of equivalent W/L ratio is based on the on resistance. For transistors connected in series, For transistors connected in parallel, 57
58 Transistor Sizing (2) Proper sizing of a 4input NOR and NAND gate. The NOR gate will require much larger area than the NAND gate. This is why NAND gates are preferred for implementing combinational logic functions in CMOS. Figure Proper transistor sizing for a fourinput NOR gate. Note that n and p denote the W/L ratios of Q N and Q P, respectively, of the basic inverter. Figure Proper transistor sizing for a fourinput NAND gate. Note that n and p denote the W/L ratios of Q N and Q P, respectively, of the basic inverter. 58
59 Transistor Sizing (3) How to provide the proper transistor W/L for the following case? 1.5p 3p 3p 3p n 2n 2n 2n Figure Circuit for Example
60 Effect of FanIn and FanOut on Propagation Delay Each additional input to a CMOS gate requires two additional transistors, one NMOS and one PMOS. The additional transistors result in Chip area increase Total effective capacitance per gate increase Propagation delay increases (also for increased fanout) Thus t p will increase with fanin, a fact that imposes a practical limit on the fanin of the NAND gate is about 4. Boolean function with gates of no more than 4 input is preferred. 60
61 Figure The MOSFET channel length has been reduced by a factor of 2 every about 5 years. This phenomenon, known as Moore s law is continuing. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
62 Figure Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
63 Figure Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
64 Figure Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
65 Figure Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
66 Figure Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
67 Figure The powersupply line in a deep submicron IC has nonzero resistance. The IR drops along the V DD line cause the voltages delivered to various circuits to differ. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
68 Figure The interconnect (wire) between two circuit blocks, A and B, on an IC chip has finite resistance and a capacitance to ground. Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
69 Table 14.3 Summary of Important Characteristics of the CMOS Logic Inverter Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
70 Table 14.3 (Continued) Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright 2011 by Oxford University Press, Inc.
71 Figure Capture schematic of the CMOS inverter in Example
72 Figure Input output voltage transfer characteristic (VTC) of the CMOS inverter in Example 10.5 with m p /m n = 1 and m p /m n = 4. 72
73 Figure (a) Output voltage, and (b) supply current versus input voltage for the CMOS inverter in Example 10.5 with m p /m n = 1 and m p /m n = 4. 73
74 Figure Transient response of the CMOS inverter in Example 10.5 with m p /m n = 1 and m p /m n = 4. 74
CHAPTER 14 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 4 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 4. Digital Logic Inverters 4. The CMOS Inverter 4.3 Dynamic Operation of the CMOS Inverter 4.4 CMOS LogicGate Circuits 4.5 Implications of Technology
More informationLecture 31. Inverters and Combinational Logic
Lecture 3 Konstantinos Masselos Department of Electrical & Electronic Engineering Imperial College London URL: http://cas.ee.ic.ac.uk/~kostas Email: k.masselos@imperial.ac.uk Lecture 31 Based on slides/material
More informationPassTransistor Logic. Topics. NMOSOnly Logic. PassTransistor Logic. Resistance of Transmission Gate. PassTransistor Logic.
Topics Transmission Gate Passtransistor Logic 3 March 2009 1 3 March 2009 2 NMOSOnly Logic Example: AND Gate 3 March 2009 3 3 March 2009 4 Resistance of Transmission Gate XOR 3 March 2009 5 3 March 2009
More informationChapter 10 Advanced CMOS Circuits
Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pullup inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in
More information15.4 EmitterCoupled Logic (ECL)
15.4 EmitterCoupled Logic (ECL) 47 15.4 EmitterCoupled Logic (ECL) Emittercoupled logic (ECL) is the fastest logic circuit family available for conventional logicsystem design. 4 High speed is achieved
More informationAdvanced VLSI Design Combinational Logic Design
Combinational Logic: Static versus Dynamic Static: t every point in time (except during the switching transient), each gate output is connected to either V DD or V SS via a lowresistance path. Slower
More informationLogic Design. Implementation Technology
Logic Design Implementation Technology Outline Implementation of logic gates using transistors Programmable logic devices Complex Programmable Logic Devices (CPLD) Field Programmable Gate Arrays (FPGA)
More informationLogic Gates & Operational Characteristics
Logic Gates & Operational Characteristics NOR Gate as a Universal Gate The NOR gate is also used as a Universal Gate as the NOR Gate can be used in a combination to perform the function of a AND, OR and
More informationBiCMOS Logic Gates. University of Connecticut 224
BiCMOS Logic Gates University of Connecticut 224 BiCMOS  Best of Both Worlds? CMOS circuitry exhibits very low power dissipation, but Bipolar logic achieves higher speed and current drive capability.
More informationHere we introduced (1) basic circuit for logic and (2)recent nanodevices, and presented (3) some practical issues on nanodevices.
Outline Here we introduced () basic circuit for logic and (2)recent nanodevices, and presented (3) some practical issues on nanodevices. Circuit Logic Gate A logic gate is an elemantary building block
More informationGates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction
Introduction Gates & Boolean lgebra Boolean algebra: named after mathematician George Boole (85 864). 2valued algebra. digital circuit can have one of 2 values. Signal between and volt =, between 4 and
More informationGates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251
Gates J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, T 77251 1. The Evolution of Electronic Digital Devices...1 2. Logical Operations and the Behavior of Gates...2
More informationCHAPTER 16 Memory Circuits
CHAPTER 16 Memory Circuits Introduction! The 2 major logic classifications are! Combinational circuits: Their output depends only on the present value of the input. These circuits do not have memory.!
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NORgate C = NOT (A or B)
Introduction to TransistorLevel Logic Circuits Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed state
More information10.3 CMOS Logic Gate Circuits
11/14/2004 section 10_3 CMOS Logic Gate Circuits blank.doc 1/1 10.3 CMOS Logic Gate Circuits Reading ssignment: pp. 963974 Q: Can t we build a more complex digital device than a simple digital inverter?
More informationLogic Families and Their
Logic Families and Their Characteristics Objectives Should be able to: Analyze the internal circuitry it of a TTL NAND gate for both the HIGH and LOW output states. Determine IC input and output voltage
More informationBasic CMOS concepts. Computer Design and Technology Assignment 2
Basic CMOS concepts We will now see the use of transistor for designing logic gates. Further down in the course we will use the same transistors to design other blocks (such as flipflops or memories)
More informationCMOS Inverter. MetalOxide Semiconductor Field Effect Transistor. NChannel MOS (NMOS) Transistor. PChannel MOS (PMOS) Transistor
MetalOxide Semiconductor Field Effect Transistor NChannel MOS (NMOS) Transistor PChannel MOS (PMOS) Transistor Complementary MetalOxide Semiconductor CMOS Inverter 1 CMOS Inverter : Low Input ON OFF
More informationLayout Design and Simulation of CMOS Multiplexer
23 Layout and Simulation of CMOS Multiplexer Priti Gupta Electronics & Communication department National Institute of Teacher s Training and Research Chandigarh Rajesh Mehra Electronics & Communication
More informationPasstransistor Logic
Passtransistor Logic INEL 4207  Slide Set 3  Fall 2011 Figure 15.5 Conceptual passtransistor logic gates. (a) Two switches, controlled by the input variables B and C, when connected in series in the
More informationAnalog & Digital Electronics Course No: PH218
Analog & Digital Electronics Course No: PH218 Lec28: Logic Gates & Family Course Instructor: Dr. A. P. VAJPEYI Department of Physics, Indian Institute of Technology Guwahati, India 1 Digital Logic Gates
More informationNMOS Inverter. MOSFET Digital Circuits. Chapter 16. NMOS Inverter. MOSFET Digital Circuits
Chapter 16 MOSFET Digital Circuits In the late 70s as the era of LSI and VLSI began, NMOS became the fabrication technology of choice. Later the design flexibility and other advantages of the CMOS were
More informationCMOS Digital Integrated Circuits Analysis and Design
CMOS Digital Integrated Circuits nalysis and Design Chapter 7 Combinational MOS Logic Circuits 1 Introduction Combination logic circuit Performing Boolean operations between input and put Static and dynamic
More informationNMOS Digital Circuits. Introduction Static NMOS circuits Dynamic NMOS circuits
NMOS Digital Circuits Introduction Static NMOS circuits Dynamic NMOS circuits Introduction PMOS and NMOS families are based on MOS transistors with induced channel of p, respectively n NMOS circuits mostly
More informationDiodeTransistor Logic (DTL) University of Connecticut 56
DiodeTransistor Logic (DTL) University of Connecticut 56 Diode Logic AND GATE OR GATE Diode Logic suffers from voltage degradation from one stage to the next. Diode Logic only permits the OR and AND functions.
More informationUnit 2. Electronic circuits and logic families
Unit 2. Electronic circuits and logic families Digital Electronic Circuits (Circuitos Electrónicos Digitales) E.T.S.. nformática Universidad de Sevilla Sept. 23 Jorge Juan 223 You are
More informationEXPERIMENT 3: TTL AND CMOS CHARACTERISTICS
EXPERIMENT 3: TTL AND CMOS CHARACTERISTICS PURPOSE Logic gates are classified not only by their logical functions, but also by their logical families. In any implementation of a digital system, an understanding
More informationRS FLIP FLOP BASIC OPERATION. INEL 4207 Digital Electronics  M. Toledo
RS FLIP FLOP BASIC OPERATION INEL 427 Digital Electronics  M. Toledo Figure 6. A 2 M+N bit memory chip organized as an array of 2 M rows 2 N columns. Figure 6. (a) Basic latch. (b) The latch with the
More informationGDI Technique : A PowerEfficient Method for Digital Circuits
GDI Technique : A PowerEfficient Method for Digital Circuits Kunal & Nidhi Kedia Department of Electronics & Telecommunication Engineering, Synergy Institute of Engineering & Technology, Dhenkanal, Odisha
More informationRS FLIP FLOP BASIC OPERATION
RS FLIP FLOP BASIC OPERATION INEL 427 Digital Electronics  M. Toledo Wednesday, October 7, 2 Wednesday, October 7, 2 Figure 6. A 2 M+N bit memory chip organized as an array of 2 M rows 2 N columns. Wednesday,
More informationCMOS Digital Circuits
CMOS Digital Circuits Types of Digital Circuits Combinational The value of the outputs at any time t depends only on the combination of the values applied at the inputs at time t (the system has no memory)
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN 22771956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationEEC 118 Spring 2011 Midterm
EEC 118 Spring 2011 Midterm Rajeevan Amirtharajah Dept. of Electrical and Computer Engineering University of California, Davis May 2, 2011 This examination is closed book and closed notes. Some formulas
More informationCMOS Logic Integrated Circuits
CMOS Logic Integrated Circuits Introduction CMOS Inverter Parameters of CMOS circuits Circuits for protection Output stage for CMOS circuits Buffering circuits Introduction Symetrical and complementary
More informationinputs output Complementary CMOS Comlementary CMOS Logic Gates: nmos pulldown network pmos pullup network Static CMOS
Complementary CMOS Comlementary CMOS Logic Gates: nmos pulldown network pmos pullup network Static CMOS inputs pmos pullup network nmos pulldown network output Pullup O Pullup ON Pulldown O Z (float)
More informationModule 7 : I/O PADs Lecture 33 : I/O PADs
Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tristate Output Circuit LatchUp Prevention of LatchUp
More informationPass Gate Logic An alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches).
Pass Gate Logic n alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches). Switch Network Regeneration is performed via a buffer. We have already
More informationLecture 3: MOS Transistors Switch and Gate Logic
Lecture 3: MOS Transistors Switch and Gate Logic Mark Horowitz Modified by Azita Emami Computer Systems Laboratory Stanford University azita@stanford.edu MAH, AEN EE271 Lecture 3 1 Overview Reading W&E
More informationFigures from CMOS Circuit Design, Layout, and Simulation, Second Edition By R. Jacob Baker, Copyright WileyIEEE. V in
y R. Jacob aker, opyright WileyIEEE M3 M4 M2 M1 ircuit used to determine transfer curves (a) Schematic of a NND gate V in V out V out V in M4 M3 M1 M2 + + (b) Schematic of a NOR gate Figure 12.1 NND and
More informationEGR 278 Digital Logic Lab File: N278L2A Lab # 2 Characteristics of Logic Gates
EGR 278 Digital Logic Lab File: N278L2A Lab # 2 Characteristics of Logic Gates A. Objectives The objectives of this laboratory are: to investigate various logic gate characteristics, including voltage
More informationUnit: 1 Binary Systems and Logic Circuits
Unit: 1 Binary Systems and Logic Circuits 1.1 INTRODUCTION: Electronic systems usually deal with information. Representation of information is called a signal. Signal in electronics is generally in form
More informationECEN 248 Introduction to Digital Systems Design (Spring 2008) (Sections: 501, 502, 503, 507) Prof. Xi Zhang
ECEN 248 Introducti to Digital Systems Design (Spring 28) (Sectis: 5, 52, 53, 57) Pro. Xi Zhang ECE Dept, TAMU, 333N WERC http://dropze.tamu.edu/~xizhang/ecen248 Chapter 3 Implementati Technology Voltage
More informationModule 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits Objectives In this lecture you will learn the following Introduction Logical Effort of an Inverter
More informationIntroduction to CMOS VLSI Design (E158) Lecture 3: Transistors and Gates
Harris Introduction to CMOS VLSI Design (E158) Lecture 3: Transistors and Gates David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH
More informationECE124 Digital Circuits and Systems Page 1
ECE124 Digital Circuits and Systems Page 1 Chip level timing Have discussed some issues related to timing analysis. Talked briefly about longest combinational path for a combinational circuit. Talked briefly
More informationDynamic Combinational Circuits
Dynamic Combinational Circuits Dynamic circuits Charge sharing, charge redistribution Domino logic npcmos (zipper CMOS) James Morizio 1 Dynamic Logic Dynamic gates use a clocked pmos pullup Two modes:
More informationDigital Integrated Circuits EECS 312
14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980
More informationSemiconductor Memories
Chapter 8 Semiconductor Memories (based on Kang, Leblebici. CMOS Digital Integrated Circuits 8.1 General concepts Data storage capacity available on a single integrated circuit grows exponentially being
More informationDigital Logic Design
Digital Logic Design: An Embedded Systems Approach Using VHDL Chapter 1 Introduction and Methodology Portions of this work are from the book, Digital Logic Design: An Embedded Systems Approach Using VHDL,
More informationPrinciples of VLSI Review. CMOS Transistors (Ntype)
Principles of VSI Review Static CMOS ogic Design Delay Models Power Consumption CMOS Technology Scaling R 9/00 1 g s CMOS Transistors (Ntype) Ntype (NMOS) transistor  can think of it as a switch. g:
More informationDigital Circuits. Frequently Asked Questions
Digital Circuits Frequently Asked Questions Module 1: Digital & Analog Signals 1. What is a signal? Signals carry information and are defined as any physical quantity that varies with time, space, or any
More informationDesign 4to1 Multiplexer Using Universal Gate with Standard Process Technology
Design 4to1 Multiplexer Using Universal Gate with Standard Process Technology Design 4to1 Multiplexer Using Universal Gate with Standard Process Technology Z. A. F. M. Napiah, Noor Haffizah Ramli Faculty
More informationDC Noise Immunity of CMOS Logic Gates
DC Noise Immunity of CMOS Logic Gates Introduction The immunity of a CMOS logic gate to noise signals is a function of many variables, such as individual chip differences, fanin and fanout, stray inductance
More informationLayout, Fabrication, and Elementary Logic Design
Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design Adapted from Weste & Harris CMOS VLSI Design Overview Implementing switches with CMOS transistors How to compute logic
More informationCMOS Logic Circuit Design Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計
CMOS Logic Circuit Design http://www.rcns.hiroshimau.ac.jp Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計 Static and Dynamic CMOS Design Basic Considerations Important Technical Concepts Transfer (DC) Characteristic
More informationA Novel 3Input AND/XOR Gate Circuit for ReedMuller Logic Applications
MATEC Web of Conferences 7, 1 (1) DOI: 1.11/ matecconf/171 ICMIE 1 A Novel 3Input AND/XOR Gate Circuit for ReedMuller Logic Applications Yuan Yang, Yinshui Xia and Libo Qian Faculty of Electrics Engineering
More informationDESIGNING COMBINATIONAL LOGIC GATES IN CMOS
HPTER 6 DESIGNING OMINTIONL LOGI GTES IN MOS Indepth discussion of logic families in MOS static and dynamic, passtransistor, nonran tioed and ratioed logic Optimizing a logic gate for area, speed, energy,
More informationBIPOLAR JUNCTION TRANSISTORS (BJTS)
BIPOLAR JUNCTION TRANSISTORS (BJTS) With an electrical current applied to the center layer (called the base), electrons will move from the Ntype side to the Ptype side. The initial small trickle acts
More information5.11 THE JUNCTION FIELDEFFECT TRANSISTOR (JFET)
This material is from a previous edition of Microelectronic Circuits. These sections provide valuable information, but please note that the references do not correspond to the 6th or 7th edition of the
More information1 An introduction to domino logic
1 n introduction to domino logic 1.1 CMOS and NMOS y the late 1970s complementary metal oxide semiconductor (CMOS) started to become the process of choice for digital semiconductor designs. CMOS had originally
More information3. Implementing Logic in CMOS
3. Implementing Logic in CMOS 3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 26 August 3, 26 ECE Department,
More informationM74HCT86TTR QUAD EXCLUSIVE OR GATE
QUAD EXCLUSIVE OR GATE HIGH SPEED: t PD = 15ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) SYMMETRICAL OUTPUT
More informationModule 3 Digital Gates and Combinational Logic
Introduction to Digital Electronics, Module 3: Digital Gates and Combinational Logic 1 Module 3 Digital Gates and Combinational Logic INTRODUCTION: The principles behind digital electronics were developed
More information3. Implementing Logic in CMOS
3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2016 August 31, 2016 ECE Department, University of Texas
More information4. CMOS Transistor Theory
4. CMOS Transistor Theory 1 4. CMOS Transistor Theory Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2016 September 7, 2016 ECE Department,
More informationThese help quantify the quality of a design from different perspectives: Cost Functionality Robustness Performance Energy consumption
Basic Properties of a Digital Design These help quantify the quality of a design from different perspectives: Cost Functionality Robustness Performance Energy consumption Which of these criteria is important
More information5. Sequential CMOS Logic Circuits
5. Sequential CMOS Logic Circuits In sequential logic circuits the output signals is determined by the current inputs as well as the previously applied input variables. Fig. 5.1a shows a sequential circuit
More informationObsolete Product(s)  Obsolete Product(s)
DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR HIGH SPEED : f MAX = 48MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC =2µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V
More information. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3INPUT NOR GATE. tpd = 9 ns (TYP.
M54HCT27 M74HCT27 TRIPLE 3INPUT NOR GATE. HIGH SPEED tpd = 9 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =1µA (MAX.) AT T A =25 C.COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT
More informationModule 4 : Propagation Delays in MOS Lecture 16 : Propagation Delay Calculation of CMOS Inverter
Module 4 : Propagation Delays in MOS Lecture 16 : Propagation Delay Calculation of CMOS Inverter Objectives In this lecture you will learn the following Few Definitions Quick Estimates Rise and Fall times
More informationLogic Gates. Highlights: Combinational logic. Static logic gates. Delay and power. Alternate gate structures: switch, domino, etc. Wire delay models.
3 Logic Gates Highlights: Combinational logic. Static logic gates. Delay and power. Alternate gate structures: switch, domino, etc. Wire delay models. 3.1 Introduction This chapter concentrates on the
More informationL2: Combinational Logic Design (Construction and Boolean Algebra)
L2: Combinational Logic Design (Construction and oolean lgebra) cknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Prof. Randy Katz (Unified
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Logic Gates & Boolean Algebra Logic Gates & Boolean Algebra Basic Logic Gate Combination Logic Gate Universality of NAND and NOR
More informationGates, Circuits, and Boolean Algebra
Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks
More informationLogical Effort to study and Compare the performance of VLSI Adders.
Logical Effort to study and Compare the performance of VLSI Adders. Satyajit Anand Lakshmangarh, Rajasthan, India satyajitanand5@gmail.com P.K Ghosh Lakshmangarh, Rajasthan, India pkghosh_ece@yahoo.co.in
More informationChapter 7. Sequential Circuit Design
Chapter 7 Sequential Circuit Design 7.0 Introduction The combinational circuit discussed in the previous chapter does not have the capability to remember the event. Sequential circuit is consisting of
More informationEnhancement Mode MOSFET Circuits
Engineering Sciences 154 Laboratory Assignment 4 Enhancement Mode MOSFET Circuits Note: This is quite a long, but very important laboratory assignment. Take enough time  at least two laboratory sessions
More informationDESIGN AND PERFORMANCE ANALYSIS OF CMOS FULL ADDER WITH 14 TRANSISTOR
DESIGN AND PERFORMANCE ANALYSIS OF CMOS FULL ADDER WITH 14 TRANSISTOR 1 Ruchika Sharma, 2 Rajesh Mehra 1 ME student, NITTTR, Chandigarh,India 2 Associate Professor, NITTTR, Chandigarh,India 1 just_ruchika016@yahoo.co.in
More informationElectronic Circuits for Mechatronics ELCT609 Lecture 7: MOSFET Transistor
Electronic Circuits for Mechatronics ELCT609 Lecture 7: MOSFET Transistor Assistant Professor Office: C3.315 Email: eman.azab@guc.edu.eg 1 Introduction Why we call it Transistor? The name came as an
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2016 Timing Hazards and Dynamic Logic Lecture Outline! Review: Sequential MOS Logic " SR Latch " DLatch! Timing Hazards! Dynamic
More informationModule 4 : Propagation Delays in MOS Lecture 20 : Analyzing Delay in few Sequential Circuits
Module 4 : Propagation Delays in MOS Lecture 20 : Analyzing Delay in few Sequential Circuits Objectives In this lecture you will learn the delays in following circuits Motivation Negative DLatch SR Latch
More informationBOOLEAN ALGEBRA & LOGIC GATES
BOOLEAN ALGEBRA & LOGIC GATES Logic gates are electronic circuits that can be used to implement the most elementary logic expressions, also known as Boolean expressions. The logic gate is the most basic
More informationELEC 2210  EXPERIMENT 1 Basic Digital Logic Circuits
Objectives ELEC  EXPERIMENT Basic Digital Logic Circuits The experiments in this laboratory exercise will provide an introduction to digital electronic circuits. You will learn how to use the IDL00 Bit
More informationDigital Design Chapter 1 Introduction and Methodology 17 February 2010
Digital Chapter Introduction and Methodology 7 February 200 Digital : An Embedded Systems Approach Using Chapter Introduction and Methodology Digital Digital: circuits that use two voltage levels to represent
More informationField effect transistors
Field effect transistors Junction FETs MetalOxide Semiconductor FETs type N type P enhancement depletion type N type P type N type P Slide 1 Junction field effect transistor  JFET Construction and circuits
More informationSequential Logic. References:
Sequential Logic References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey, Prentice Hall UCB Principles of CMOS VLSI Design: A Systems Perspective, N. H. E. Weste, K. Eshraghian,
More informationChapter 6 PROBLEMS. 1 Chapter 6 Problem Set
1 hapter 6 Problem Set hapter 6 PROLEMS 1. [E, None, 4.2] Implement the equation X = (( + ) ( + D + E) + F) G using complementary MOS. Size the devices so that the output resistance is the same as that
More informationAdvanced Schottky Family SDAA010
Advanced Schottky Family SDAA010 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and
More informationChapter 02 Logic Design with MOSFETs
Introduction to VLSI Circuits and Systems 路 論 Chapter 02 Logic Design with MOSFETs Dept. of Electronic Engineering National ChinYi University of Technology Fall 2007 Outline The Fundamental MOSFETs Ideal
More informationModule 6 : Semiconductor Memories Lecture 28 : Static Random Access Memory (SRAM)
Module 6 : Semiconductor Memories Lecture 28 : Static Random Access Memory (SRAM) Objectives In this lecture you will learn the following SRAM Basics CMOS SRAM Cell CMOS SRAM Cell Design READ Operation
More informationComparison of power consumption of 4bit binary counters with various state encodings including gray and onehot codes
1 Comparison of power consumption of 4bit binary counters with various state encodings including gray and onehot codes Varun Akula, Graduate Student, Auburn University, Dr. Vishwani D. Agrawal, James
More informationCHAPTER 10 OPERATIONALAMPLIFIER CIRCUITS
CHAPTER 10 OPERATIONALAMPLIFIER CIRCUITS Chapter Outline 10.1 The TwoStage CMOS Op Amp 10.2 The FoldedCascode CMOS Op Amp 10.3 The 741 OpAmp Circuit 10.4 DC Analysis of the 741 10.5 SmallSignal Analysis
More informationElectronic Technology Design and Workshop
IFE, B&T, V semester Electronic Technology Design and Workshop Presented and updated by Przemek Sekalski DMCS room 2 2007 IFE, B&T, V semester Electronic Technology Design and Workshop Lecture 4 Introduction
More informationChapter 8. O.C., Tristate AND TRISTATE GATES
Chapter 8 O.C., Tristate AND TRISTATE GATES Lesson 3 Tristate Gate Outline Tristate gate circuit Tristate gate features Tristate gate applications Definition Tristate means a state of logic other than
More informationM74HC4078TTR 8INPUT NOR/OR GATE
8INPUT NOR/OR GATE HIGH SPEED: t PD = 10ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationComputer Systems Lab 1. Basic Logic Gates
Computer Systems Lab Basic Logic Gates Object To investigate the properties of the various types of logic gates, and construct some useful combinations of these gates. Parts () 700 Quad input NAND gate
More informationCD4029BC Presettable Binary/Decade Up/Down Counter
Presettable Binary/Decade Up/Down Counter General Description The CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade
More informationLow Power VLSI Circuits and Systems Prof. Pro. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Pro. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 14 Pass Transistor Logic Circuits  I Hello
More informationPassTransistor Logic EE141
PassTransistor Logic 1 PassTransistor Logic puts Switch Network Out Out N transistors No static consumption Primary inputs drive the gate terminals + sourcedrain terminals. contrast to static MOS primary
More informationMM74HC4046 CMOS Phase Lock Loop
CMOS Phase Lock Loop General Description The MM74HC4046 is a low power phase lock loop utilizing advanced silicongate CMOS technology to obtain high frequency operation both in the phase comparator and
More information