Testing Real-Time Systems Using UPPAAL

Size: px
Start display at page:

Download "Testing Real-Time Systems Using UPPAAL"

Transcription

1 1 Testing Real-Time Systems Using UPPAAL Anders Hessel, Kim G. Larsen, Marius Mikucionis, Brian Nielsen, Paul Pettersson, and Arne Skou Selected Topics Software Technology 2 Jorge Santos Simón u

2 2 Contents Introduction: why to model time? (ultra) Short introduction to Timed Automata (ultra) Short introduction to UPPAAL Model-based testing of Timed Automata Offline testing with UPPAAL Online testing with UPPAAL Conclusions

3 3 Why to bother about time? For many systems, particularly real-time systems, when things happen is as important as what happens We must then be able to incorporate time pass in our models But this makes testing more challenging Tester must carefully consider when to issue commands to the system Verdicts must take into account when the system responds Test execution must also run in real-time!

4 4 Modeling of real-time systems Embedded systems interacts closely with their environments, so we must model both Both models will run in parallel exchanging input/output signals RealENV: physical environment IUT: System (Implementation) Under Test input/output from IUT point of view!

5 5 Modeling of real-time systems Advantages of separated models for IUT and environment: We can create tailored environments for particular test purposes Avoid IUT model changes when porting to different scenarios and use-cases

6 6 Contents Introduction: why time matters? (ultra) Short introduction to Timed Automata (ultra) Short introduction to UPPAAL Model-based testing of Timed Automata Offline testing with UPPAAL Online testing with UPPAAL Conclusions

7 7 TIOTS We can model real-time systems through Timed Input / Output Transition Systems (TIOTS) TIOTS are similar to Labeled Transition Systems (LTS) but... Actions are divided on input and output Contains delay labels to model time pass

8 8 Timed Automata Formalism of TIOTS for modeling real-time system An extension of FSM but... Include a set of real-valued clock variables Transitions can be enabled/disabled according to clock values Locations can have invariants according to clock values A timed automaton can progress either: Executing an edge (as long as the guards are satisfied) Remaining in a location and letting time pass (as long as the invariants are satisfied)

9 9 Contents Introduction: why time matters? (ultra) Short introduction to Timed Automata (ultra) Short introduction to UPPAAL Model-based testing of Timed Automata Offline testing with UPPAAL Online testing with UPPAAL Conclusions

10 10 UPPAAL Graphic tool for creating, simulating and checking models for real-time systems Developed at the UPPsala University and AALborg University First release in 1995 Newest version is 4.0 Academic tool but... it works!!!

11 11 UPPAAL Systems can be modeled as parallel running timed automata They communicate sharing discrete and clock variables Can synchronize through complementary input (?) and output (!) actions Initial locations are marked by a double circle Edges can be labeled with guards, an action and assignments, all of them optional If the action label is absent, we call it an internal, unobservable action There are commited (marked with C) and urgent locations (marked with U) Locations can have invariants over clock or integer variables

12 12 UPPAAL example : a light controller

13 13 UPPAAL example : possible environments User can touch as fast as Treact More realistic user that waits Tpause in between

14 14 Contents Introduction: why time matters? (ultra) Short introduction to Timed Automata (ultra) Short introduction to UPPAAL Model-based testing of Timed Automata Offline testing with UPPAAL Online testing with UPPAAL Conclusions

15 15 Testing Timed Automata with UPPAAL We need a conformance relation that includes time Relativized timed conformance: rtioco Derived from ioco, but taking time and environment constraints into account: The IUT cannot produce an output when it is not allowed by the specification The IUT cannot omit an output required by the specification Intuitively, this boils down into a trace-inclusion relation We can use different environments to target particular behaviors of our IUT

16 16 Offline vs. online testing Offline Testcases are easier, cheaper and faster to execute

17 17 Offline vs. online testing Online Testcases can run indefinitely, improving coverage Prevent state-space explosion by computing only the immediate actions Works well with non-deterministic IUTs

18 18 Contents Introduction: why time matters? (ultra) Short introduction to Timed Automata (ultra) Short introduction to UPPAAL Model-based testing of Timed Automata Offline testing with UPPAAL Online testing with UPPAAL Conclusions

19 19 Offline Test Generation We assume that our automaton is... Deterministic (always behaves equally with a given input at a given location) Weakly input enabled (cannot reject inputs) Output urgent (do not wait if it can provide an output) With isolated outputs (provides one output at maximum at a time) We can generate testcases out of Test purpose: a particular property of the IUT we want to test, for example that a location can be reached Coverage criteria, for example edge coverage, location coverage, definition-use pair coverage

20 20 Offline Test Generation Testcases are generated by reformulating test purposes and coverage criteria as reachability problems solvable by a model-checker, as UPPAAL For this, the model must be annotated with variables The model-checker produces as output a diagnostic trace that the IUT must conform to: That is, a sequence of actions and time delays We generate testcases by adding verdicts (PASS/FAIL locations) to these traces

21 21 Offline Test Generation Example testcase A complete execution terminates in FAIL if the IUT cannot perform the diagnostic trace Otherwise, the execution terminates in PASS

22 22 Contents Introduction: why time matters? (ultra) Short introduction to Timed Automata (ultra) Short introduction to UPPAAL Model-based testing of Timed Automata Offline testing with UPPAAL Online testing with UPPAAL Conclusions

23 23 Online Testing Allows testing non-deterministic Timed Automata Possible sources of non-determinism: Abstraction of very complex behavior Timing uncertainty Implementation intrinsically non-deterministic Optional (but correct) behavior Simple example:

24 24 A Real-Time Online Testing Algorithm Takes as input two weakly input enabled, non-blocking Automata, modeling the IUT and environment Under these assumptions, the algorithm is both complete and sound, given enough time Keeps track of currently reachable states If these are exauxted, the IUT cannot be rtioco conforming At every step, the algorithm can do one of: Send an input to the IUT Wait from an input from the IUT Restart testing IUT outputs and delays are confronted to the reachable states sets to verify its validity

25 25 Online Testing with TRON The algorithm has been implemented as an UPPAAL extension, TRON UPPAAL extended for Testing Real-time systems ONline Requires a IUT-specific test adapter that: Transforms abstract input actions into physical IUT stimuli Transforms physical IUT outputs into abstract output actions TRON emulates the environment generating appropriate inputs and at the same time monitors IUT outputs, ensuring conformance

26 26 Online Testing with TRON TRON has been successfully used in several industrial usecases Basic setup:

27 27 Conclusions Model-Based techniques are mature enough for testing Real-Time systems UPPAAL provides a solid foundation for current and further developments Given the non-deterministic nature of most systems, online testing is a better suited technique That said...

0 0-10 5-30 8-39. Rover. ats gotorock getrock gotos. same time compatibility. Rock. withrover 8-39 TIME

0 0-10 5-30 8-39. Rover. ats gotorock getrock gotos. same time compatibility. Rock. withrover 8-39 TIME Verication of plan models using UPPAAL Lina Khatib 1, Nicola Muscettola, and Klaus Havelund 2 NASA Ames Research Center, MS 269-2 Moett Field, CA 94035 1 QSS Group, Inc. 2 RECOM Technologies flina,mus,havelundg@ptolemy.arc.nasa.gov

More information

Extending a Real-Time Model-Checker to a Test-Case Generation Tool Using libcoverage

Extending a Real-Time Model-Checker to a Test-Case Generation Tool Using libcoverage Uppsala Master s Thesis in Computing Science Examensarbete DV3 20 poäng Datavetenskapligt program, 160 poäng November 21, 2007 Extending a Real-Time Model-Checker to a Test-Case Generation Tool Using libcoverage

More information

Model-based integration and testing of high-tech multi-disciplinary systems

Model-based integration and testing of high-tech multi-disciplinary systems Model-based integration and testing of high-tech multi-disciplinary systems Niels Braspenning Asia van de Mortel-Fronczak Koos Rooda Systems Engineering Group Mechanical Engineering Department Eindhoven

More information

Model Checking Web Services

Model Checking Web Services Model Checking Web Services Amit Shrigondekar, Lalindra De Silva, and Aravindan Thulasinathan School of Computing, University of Utah {amitss,alnds,aravi}@cs.utah.edu https://sites.google.com/site/modelcheckingwebservices/

More information

Online Checking of a Hybrid Laser Tracheotomy Model in UPPAAL-SMC

Online Checking of a Hybrid Laser Tracheotomy Model in UPPAAL-SMC Master Thesis Xintao Ma Online Checking of a Hybrid Laser Tracheotomy Model in UPPAAL-SMC Date 06. June, 2013-06. December, 2013 supervised by: Prof. Dr. Sibylle Schupp Prof. Dr. Alexander Schlaefer Jonas

More information

Introduction to Automated Testing

Introduction to Automated Testing Introduction to Automated Testing What is Software testing? Examination of a software unit, several integrated software units or an entire software package by running it. execution based on test cases

More information

Improving Active Mealy Machine Learning for Protocol Conformance Testing

Improving Active Mealy Machine Learning for Protocol Conformance Testing Machine Learning manuscript No. (will be inserted by the editor) Improving Active Mealy Machine Learning for Protocol Conformance Testing Fides Aarts Harco Kuppens Jan Tretmans Frits Vaandrager Sicco Verwer

More information

WSOFT : an automatic testing tool for web services composition

WSOFT : an automatic testing tool for web services composition WSOFT : an automatic testing tool for web services composition Dung Cao, Patrick Félix, Richard Castanet To cite this version: Dung Cao, Patrick Félix, Richard Castanet. WSOFT : an automatic testing tool

More information

A Safe Dynamic Adaptation Framework for Aspect- Oriented Software Development

A Safe Dynamic Adaptation Framework for Aspect- Oriented Software Development Journal of Universal Computer Science, vol. 14, no. 13 (2008), 2212-2238 submitted: 31/10/07, accepted: 27/6/08, appeared: 1/07/08 J.UCS A Safe Dynamic Adaptation Framework for Aspect- Oriented Software

More information

T-79.186 Reactive Systems: Introduction and Finite State Automata

T-79.186 Reactive Systems: Introduction and Finite State Automata T-79.186 Reactive Systems: Introduction and Finite State Automata Timo Latvala 14.1.2004 Reactive Systems: Introduction and Finite State Automata 1-1 Reactive Systems Reactive systems are a class of software

More information

6.045: Automata, Computability, and Complexity Or, Great Ideas in Theoretical Computer Science Spring, 2010. Class 4 Nancy Lynch

6.045: Automata, Computability, and Complexity Or, Great Ideas in Theoretical Computer Science Spring, 2010. Class 4 Nancy Lynch 6.045: Automata, Computability, and Complexity Or, Great Ideas in Theoretical Computer Science Spring, 2010 Class 4 Nancy Lynch Today Two more models of computation: Nondeterministic Finite Automata (NFAs)

More information

Ulrik M. Nyman - Curriculum Vitæ

Ulrik M. Nyman - Curriculum Vitæ Ulrik M. Nyman - Curriculum Vitæ Personal Information Ulrik Mathias Nyman Phone: 40 89 21 56 Doravej 45 st. th. Email: ulrik@cs.aau.dk 9000 Aalborg Born: 2nd of December 1978 Married to Tina, Father of

More information

Composability of Infinite-State Activity Automata*

Composability of Infinite-State Activity Automata* Composability of Infinite-State Activity Automata* Zhe Dang 1, Oscar H. Ibarra 2, Jianwen Su 2 1 Washington State University, Pullman 2 University of California, Santa Barbara Presented by Prof. Hsu-Chun

More information

Regular Expressions and Automata using Haskell

Regular Expressions and Automata using Haskell Regular Expressions and Automata using Haskell Simon Thompson Computing Laboratory University of Kent at Canterbury January 2000 Contents 1 Introduction 2 2 Regular Expressions 2 3 Matching regular expressions

More information

Specification and Analysis of Contracts Lecture 1 Introduction

Specification and Analysis of Contracts Lecture 1 Introduction Specification and Analysis of Contracts Lecture 1 Introduction Gerardo Schneider gerardo@ifi.uio.no http://folk.uio.no/gerardo/ Department of Informatics, University of Oslo SEFM School, Oct. 27 - Nov.

More information

Observability and Controllability Issues in Conformance Testing of Web Service Compositions

Observability and Controllability Issues in Conformance Testing of Web Service Compositions Observability and Controllability Issues in Conformance Testing of Web Service Compositions Jose Pablo Escobedo 1, Christophe Gaston 2, Pascale Le Gall 3 and Ana Cavalli 1 1 TELECOM & Management SudParis

More information

Diagnosis and Fault-Tolerant Control

Diagnosis and Fault-Tolerant Control Mogens Blanke Michel Kinnaert Jan Lunze Marcel Staroswiecki Diagnosis and Fault-Tolerant Control With contributions by Jochen Schroder With 228 Figures Springer 1. Introduction to diagnosis and fault-tolerant

More information

Formal Languages and Automata Theory - Regular Expressions and Finite Automata -

Formal Languages and Automata Theory - Regular Expressions and Finite Automata - Formal Languages and Automata Theory - Regular Expressions and Finite Automata - Samarjit Chakraborty Computer Engineering and Networks Laboratory Swiss Federal Institute of Technology (ETH) Zürich March

More information

logic language, static/dynamic models SAT solvers Verified Software Systems 1 How can we model check of a program or system?

logic language, static/dynamic models SAT solvers Verified Software Systems 1 How can we model check of a program or system? 5. LTL, CTL Last part: Alloy logic language, static/dynamic models SAT solvers Today: Temporal Logic (LTL, CTL) Verified Software Systems 1 Overview How can we model check of a program or system? Modeling

More information

Model-Based Testing of Web Applications using NModel

Model-Based Testing of Web Applications using NModel Model-Based Testing of Web Applications using NModel Juhan Ernits 1, Rivo Roo 2, Jonathan Jacky 3, and Margus Veanes 4 1 University of Birmingham, UK j.ernits@cs.bham.ac.uk 2 Reach-U Ltd,Tartu, Estonia

More information

Test case design techniques II: Blackbox testing CISS

Test case design techniques II: Blackbox testing CISS Test case design techniques II: Blackbox testing Overview Black-box testing (or functional testing): Equivalence partitioning Boundary value analysis Domain analysis Cause-effect graphing Behavioural testing

More information

Test Case Design Techniques

Test Case Design Techniques Summary of Test Case Design Techniques Brian Nielsen, Arne Skou {bnielsen ask}@cs.auc.dk Development of Test Cases Complete testing is impossible Testing cannot guarantee the absence of faults How to select

More information

Business Process Verification: The Application of Model Checking and Timed Automata

Business Process Verification: The Application of Model Checking and Timed Automata Business Process Verification: The Application of Model Checking and Timed Automata Luis E. Mendoza Morales Processes and Systems Department, Simón Bolívar University, P.O. box 89000, Baruta, Venezuela,

More information

Finite Automata. Reading: Chapter 2

Finite Automata. Reading: Chapter 2 Finite Automata Reading: Chapter 2 1 Finite Automaton (FA) Informally, a state diagram that comprehensively captures all possible states and transitions that a machine can take while responding to a stream

More information

Student projects. Formal Methods Group (Prof. Aichernig)

Student projects. Formal Methods Group (Prof. Aichernig) S C I E N C E P A S S I O N T E C H N O L O G Y Student projects Formal Methods Group (Prof. Aichernig) B. K. Aichernig, F. Lorber, R. Schumi, and S. Tiran, Institute for Software Technology www.tugraz.at

More information

Interface Design Rules

Interface Design Rules Interface Design Rules HCI Lecture 10 David Aspinall Informatics, University of Edinburgh 23rd October 2007 Outline Principles and Guidelines Learnability Flexibility Robustness Other Guidelines Golden

More information

Mutation-based Testing Criteria for Timeliness

Mutation-based Testing Criteria for Timeliness Mutation-based Testing Criteria for Timeliness Robert Nilsson Department of Computer Science University of Skövde, Box 408SE 541 28 Skövde, Sweden {robert,sten}@ida.his.se Jeff Offutt Sten F. Andler Department

More information

Runtime Verification - Monitor-oriented Programming - Monitor-based Runtime Reflection

Runtime Verification - Monitor-oriented Programming - Monitor-based Runtime Reflection Runtime Verification - Monitor-oriented Programming - Monitor-based Runtime Reflection Martin Leucker Technische Universität München (joint work with Andreas Bauer, Christian Schallhart et. al) FLACOS

More information

Reading 13 : Finite State Automata and Regular Expressions

Reading 13 : Finite State Automata and Regular Expressions CS/Math 24: Introduction to Discrete Mathematics Fall 25 Reading 3 : Finite State Automata and Regular Expressions Instructors: Beck Hasti, Gautam Prakriya In this reading we study a mathematical model

More information

Pushdown Automata. place the input head on the leftmost input symbol. while symbol read = b and pile contains discs advance head remove disc from pile

Pushdown Automata. place the input head on the leftmost input symbol. while symbol read = b and pile contains discs advance head remove disc from pile Pushdown Automata In the last section we found that restricting the computational power of computing devices produced solvable decision problems for the class of sets accepted by finite automata. But along

More information

Automatic Test Data Generation for TTCN-3 using CTE

Automatic Test Data Generation for TTCN-3 using CTE Automatic Test Data Generation for TTCN-3 using CTE Zhen Ru Dai, Peter H. Deussen, Maik Busch, Laurette Pianta Lacmene, Titus Ngwangwen FraunhoferInstitute for Open Communication Systems (FOKUS) Kaiserin-Augusta-Allee

More information

The Kiel Reactive Processor

The Kiel Reactive Processor The Kiel Reactive Processor Reactive Processing beyond the KEP Claus Traulsen Christian-Albrechts Universität zu Kiel Synchron 2007 29. November 2007 Claus Traulsen The Kiel Reactive Processor Slide 1

More information

Automatic Conversion Software for the Safety Verification of Goal-based Control Programs

Automatic Conversion Software for the Safety Verification of Goal-based Control Programs Automatic Conversion Software for the Safety Verification of Goal-based Control Programs Julia M. B. Braman and Richard M. Murray Abstract Fault tolerance and safety verification of control systems are

More information

From Hybrid Data-Flow Languages to Hybrid Automata: A Complete Translation

From Hybrid Data-Flow Languages to Hybrid Automata: A Complete Translation From Hybrid Data-Flow Languages to Hybrid Automata: A Complete Translation Peter Schrammel peter.schrammel@inria.fr (joint work with Bertrand Jeannet) INRIA Grenoble Rhône-Alpes INRIA large-scale initiative

More information

PETRI NET BASED SUPERVISORY CONTROL OF FLEXIBLE BATCH PLANTS. G. Mušič and D. Matko

PETRI NET BASED SUPERVISORY CONTROL OF FLEXIBLE BATCH PLANTS. G. Mušič and D. Matko PETRI NET BASED SUPERVISORY CONTROL OF FLEXIBLE BATCH PLANTS G. Mušič and D. Matko Faculty of Electrical Engineering, University of Ljubljana, Slovenia. E-mail: gasper.music@fe.uni-lj.si Abstract: The

More information

Runtime Enforcement of Timed Properties

Runtime Enforcement of Timed Properties Runtime Enforcement of Timed Properties Srinivas Pinisetty 1,Yliès Falcone 2, Thierry Jéron 1, Hervé Marchand 1, Antoine Rollet 3 and Omer Nguena Timo 3 INRIA Rennes - Bretagne Atlantique, France LIG,

More information

Updating to Test Universe 3.0. What s new?

Updating to Test Universe 3.0. What s new? Updating to Test Universe 3.0 What s new? Test Universe 3.0 An overview of the new features This brochure provides you with information on the following new features in our Test Universe software for

More information

sndio OpenBSD audio & MIDI framework for music and desktop applications

sndio OpenBSD audio & MIDI framework for music and desktop applications sndio OpenBSD & MIDI framework for music and desktop applications Alexandre Ratchov alex@caoua.org AsiaBSDCon 2010 13 march 2010 A. Ratchov (AsiaBSDCon) OpenBSD and MIDI subsystem 13 march 2010 1 / 31

More information

Automatic ASAM MCD-3 supported test. PikeTec GmbH Dr. Jens Lüdemann

Automatic ASAM MCD-3 supported test. PikeTec GmbH Dr. Jens Lüdemann Automatic ASAM MCD-3 supported test PikeTec GmbH Dr. Jens Lüdemann Test challenges Clear test case description (Modeling) Continuity and consistency at all test platforms Automated Execution, Assessment,

More information

Accelerate Testing Cycles With Collaborative Performance Testing

Accelerate Testing Cycles With Collaborative Performance Testing Accelerate Testing Cycles With Collaborative Performance Testing Sachin Dhamdhere 2005 Empirix, Inc. Agenda Introduction Tools Don t Collaborate Typical vs. Collaborative Test Execution Some Collaborative

More information

Testing LTL Formula Translation into Büchi Automata

Testing LTL Formula Translation into Büchi Automata Testing LTL Formula Translation into Büchi Automata Heikki Tauriainen and Keijo Heljanko Helsinki University of Technology, Laboratory for Theoretical Computer Science, P. O. Box 5400, FIN-02015 HUT, Finland

More information

Model Based Testing for Security Checking. Wissam Mallouli and Prof. Ana Cavalli National Institute of Telecommunications, France November 21, 2007

Model Based Testing for Security Checking. Wissam Mallouli and Prof. Ana Cavalli National Institute of Telecommunications, France November 21, 2007 Model Based Testing for Security Checking Wissam Mallouli and Prof. Ana Cavalli National Institute of Telecommunications, France November 21, 2007 Outline Introduction Active/Passive Testing Active Testing

More information

Jitter Transfer Functions in Minutes

Jitter Transfer Functions in Minutes Jitter Transfer Functions in Minutes In this paper, we use the SV1C Personalized SerDes Tester to rapidly develop and execute PLL Jitter transfer function measurements. We leverage the integrated nature

More information

Test Automation Architectures: Planning for Test Automation

Test Automation Architectures: Planning for Test Automation Test Automation Architectures: Planning for Test Automation Douglas Hoffman Software Quality Methods, LLC. 24646 Heather Heights Place Saratoga, California 95070-9710 Phone 408-741-4830 Fax 408-867-4550

More information

The Model Checker SPIN

The Model Checker SPIN The Model Checker SPIN Author: Gerard J. Holzmann Presented By: Maulik Patel Outline Introduction Structure Foundation Algorithms Memory management Example/Demo SPIN-Introduction Introduction SPIN (Simple(

More information

PyModel Model-based testing in Python

PyModel Model-based testing in Python PyModel University of Washington jon@u.washington.edu http://staff.washington.edu/jon/pymodel/www/ Model-based testing Unit testing: code each test case, including an assertion that checks whether the

More information

Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer

Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer Computers CMPT 125: Lecture 1: Understanding the Computer Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University January 3, 2009 A computer performs 2 basic functions: 1.

More information

Computer Architecture Syllabus of Qualifying Examination

Computer Architecture Syllabus of Qualifying Examination Computer Architecture Syllabus of Qualifying Examination PhD in Engineering with a focus in Computer Science Reference course: CS 5200 Computer Architecture, College of EAS, UCCS Created by Prof. Xiaobo

More information

Automatic Verification of the TLS HandShake Protocol

Automatic Verification of the TLS HandShake Protocol Automatic Verification of the TLS HandShake Protocol Gregorio Díaz, Fernando Cuartero, Valentín Valero and Fernando Pelayo Formal Methods Concurrency Research Group University of Castilla-La Mancha Campus

More information

Formal Specification of Performance Metrics for Intelligent Systems

Formal Specification of Performance Metrics for Intelligent Systems Formal Specification of Performance Metrics for Intelligent Systems Ying Zhang System and Practice Lab, Xerox Palo Alto Research Center Palo Alto, CA 94304 Alan K. Mackworth Department of Computer Science,

More information

Measuring Wireless Network Performance: Data Rates vs. Signal Strength

Measuring Wireless Network Performance: Data Rates vs. Signal Strength EDUCATIONAL BRIEF Measuring Wireless Network Performance: Data Rates vs. Signal Strength In January we discussed the use of Wi-Fi Signal Mapping technology as a sales tool to demonstrate signal strength

More information

ACES-MB 2009 MADS CLAUSEN INSTITUTE

ACES-MB 2009 MADS CLAUSEN INSTITUTE Formal Design Models for Distributed Embedded Control Systems Christo Angelov Krzysztof Sierszecki Yu Guo {angelov, ksi, guo}@mci.sdu.dk 06-10-2009 MODELS 2009, Denver, Colorado, USA 1 Contents Introduction:

More information

Utilizing Domain-Specific Modelling for Software Testing

Utilizing Domain-Specific Modelling for Software Testing Utilizing Domain-Specific Modelling for Software Testing Olli-Pekka Puolitaival, Teemu Kanstrén VTT Technical Research Centre of Finland Oulu, Finland {olli-pekka.puolitaival, teemu.kanstren}@vtt.fi Abstract

More information

Effective Process Planning and Scheduling

Effective Process Planning and Scheduling Effective Process Planning and Scheduling The benefits of integrated planning and scheduling developed in the olefins industry extend into many areas of process manufacturing. Elinor Price, Aspen Technology

More information

Real-Time Component Software. slide credits: H. Kopetz, P. Puschner

Real-Time Component Software. slide credits: H. Kopetz, P. Puschner Real-Time Component Software slide credits: H. Kopetz, P. Puschner Overview OS services Task Structure Task Interaction Input/Output Error Detection 2 Operating System and Middleware Applica3on So5ware

More information

BPMN Business Process Modeling Notation

BPMN Business Process Modeling Notation BPMN (BPMN) is a graphical notation that describes the logic of steps in a business process. This notation has been especially designed to coordinate the sequence of processes and messages that flow between

More information

Design and Verification of Nine port Network Router

Design and Verification of Nine port Network Router Design and Verification of Nine port Network Router G. Sri Lakshmi 1, A Ganga Mani 2 1 Assistant Professor, Department of Electronics and Communication Engineering, Pragathi Engineering College, Andhra

More information

Formal verification of contracts for synchronous software components using NuSMV

Formal verification of contracts for synchronous software components using NuSMV Formal verification of contracts for synchronous software components using NuSMV Tobias Polzer Lehrstuhl für Informatik 8 Bachelorarbeit 13.05.2014 1 / 19 Problem description and goals Problem description

More information

BP2SAN From Business Processes to Stochastic Automata Networks

BP2SAN From Business Processes to Stochastic Automata Networks BP2SAN From Business Processes to Stochastic Automata Networks Kelly Rosa Braghetto Department of Computer Science University of São Paulo kellyrb@ime.usp.br March, 2011 Contents 1 Introduction 1 2 Instructions

More information

MicroMag3 3-Axis Magnetic Sensor Module

MicroMag3 3-Axis Magnetic Sensor Module 1008121 R01 April 2005 MicroMag3 3-Axis Magnetic Sensor Module General Description The MicroMag3 is an integrated 3-axis magnetic field sensing module designed to aid in evaluation and prototyping of PNI

More information

Review of Mobile Applications Testing with Automated Techniques

Review of Mobile Applications Testing with Automated Techniques Review of Mobile Testing with Automated Techniques Anureet Kaur Asst Prof, Guru Nanak Dev University, Amritsar, Punjab Abstract: As the mobile applications and mobile consumers are rising swiftly, it is

More information

UML-based Test Generation and Execution

UML-based Test Generation and Execution UML-based Test Generation and Execution Jean Hartmann, Marlon Vieira, Herb Foster, Axel Ruder Siemens Corporate Research, Inc. 755 College Road East Princeton NJ 08540, USA jeanhartmann@siemens.com ABSTRACT

More information

Constructing a Tester for Checking Student Protocol Implementations

Constructing a Tester for Checking Student Protocol Implementations Constructing a Tester for Checking Student Protocol Implementations Andrey Shabaldin, Tomsk State University, Tomsk Abstract The paper is devoted to constructing a tester for checking student implementations

More information

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1 WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits

More information

Enhanced System Integration Test Automation Tool (E-SITAT) Author: Akshat Sharma

Enhanced System Integration Test Automation Tool (E-SITAT) Author: Akshat Sharma Enhanced System Integration Test Automation Tool (E-SITAT) Author: Akshat Sharma c o n t e n t s Enhanced System Integration Test Automation Tool (E-SITAT) 1. Overview... 3 2. Use of E-SITAT for Automation...

More information

Department of Computer Systems, Uppsala University, SWEDEN. Abstract. Uppaal is a tool suite for automatic verication of safety and

Department of Computer Systems, Uppsala University, SWEDEN. Abstract. Uppaal is a tool suite for automatic verication of safety and UPPAAL a Tool Suite for Automatic Verication of Real{Time Systems? Johan Bengtsson 2 Kim Larsen 1 Fredrik Larsson 2 Paul Pettersson 2 Wang Yi??2 2 1 BRICS???, Aalborg University, DENMARK Department of

More information

Interoperability Tools for CIFS/SMB/SMB2 Paul Long and Simon Sun Microsoft

Interoperability Tools for CIFS/SMB/SMB2 Paul Long and Simon Sun Microsoft Interoperability Tools for CIFS/SMB/SMB2 Paul Long and Simon Sun Microsoft Who are we? Paul Long Technical Evangelist Windows Interop Team Simon Sun Software Design Engineer Protocol Engineering Team Microsoft

More information

5. Tutorial. Starting FlashCut CNC

5. Tutorial. Starting FlashCut CNC FlashCut CNC Section 5 Tutorial 259 5. Tutorial Starting FlashCut CNC To start FlashCut CNC, click on the Start button, select Programs, select FlashCut CNC 4, then select the FlashCut CNC 4 icon. A dialog

More information

Test case design techniques I: Whitebox testing CISS

Test case design techniques I: Whitebox testing CISS Test case design techniques I: Whitebox testing Overview What is a test case Sources for test case derivation Test case execution White box testing Flowgraphs Test criteria/coverage Statement / branch

More information

14 Model Validation and Verification

14 Model Validation and Verification 14 Model Validation and Verification 14.1 Introduction Whatever modelling paradigm or solution technique is being used, the performance measures extracted from a model will only have some bearing on the

More information

CNC FOR EDM MACHINE TOOL HARDWARE STRUCTURE. Ioan Lemeni

CNC FOR EDM MACHINE TOOL HARDWARE STRUCTURE. Ioan Lemeni CNC FOR EDM MACHINE TOOL HARDWARE STRUCTURE Ioan Lemeni Computer and Communication Engineering Department Faculty of Automation, Computers and Electronics University of Craiova 13, A.I. Cuza, Craiova,

More information

Fujitsu s DFX Application

Fujitsu s DFX Application Fujitsu s DFX Application V Yukio Sekiya V Hideaki Takahashi (Manuscript received May 26, 2006) Improvements in product design are conventionally made after the start of massproduction, followed by reductions

More information

Optimal Scheduling. Kim G. Larsen DENMARK

Optimal Scheduling. Kim G. Larsen DENMARK Priced Timed Automata Optimal Scheduling Kim G. Larsen Aalborg University it DENMARK Overview Timed Automata Scheduling Priced Timed Automata Optimal Reachability Optimal Infinite Scheduling Multi Objectives

More information

Rose & Cylc Introduction

Rose & Cylc Introduction Rose & Cylc Introduction ROSE: http://metomi.github.io/rose/doc/rose.html CYLC: http://cylc.github.io/cylc/ Contents What are Rose and Cylc?... 1 Sharing Work... 3 Modifications Made Simpler... 4 Interactive

More information

Automatic Translation from UPPAAL to C

Automatic Translation from UPPAAL to C 1 Automatic Translation from UPPAAL to C JESPER KRISTENSEN ARNE MEJLHOLM SØREN PEDERSEN Department of Computer Science, Aalborg University Fredrik Bajers Vej 7E, 9220 Aalborg Ø, Denmark {cableman mejlholm

More information

A Tutorial on Uppaal 4.0

A Tutorial on Uppaal 4.0 A Tutorial on Uppaal 4.0 Updated November 28, 2006 Gerd Behrmann, Alexandre David, and Kim G. Larsen Department of Computer Science, Aalborg University, Denmark {behrmann,adavid,kgl}@cs.auc.dk. Abstract.

More information

Non-Data Aided Carrier Offset Compensation for SDR Implementation

Non-Data Aided Carrier Offset Compensation for SDR Implementation Non-Data Aided Carrier Offset Compensation for SDR Implementation Anders Riis Jensen 1, Niels Terp Kjeldgaard Jørgensen 1 Kim Laugesen 1, Yannick Le Moullec 1,2 1 Department of Electronic Systems, 2 Center

More information

TECH. Requirements. Why are requirements important? The Requirements Process REQUIREMENTS ELICITATION AND ANALYSIS. Requirements vs.

TECH. Requirements. Why are requirements important? The Requirements Process REQUIREMENTS ELICITATION AND ANALYSIS. Requirements vs. CH04 Capturing the Requirements Understanding what the customers and users expect the system to do * The Requirements Process * Types of Requirements * Characteristics of Requirements * How to Express

More information

Chapter 13: Verification

Chapter 13: Verification Chapter 13: Verification Prof. Ming-Bo Lin Department of Electronic Engineering National Taiwan University of Science and Technology Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010,

More information

Automated EMC Rule Checking for PCB Designs in the Real-World

Automated EMC Rule Checking for PCB Designs in the Real-World Automated EMC Rule Checking for PCB Designs in the Real-World Bruce Archambeault, PhD IEEE Fellow Archambeault EMI/EMC Enterprises Missouri University of Science & Technology Adjunct Professor IBM Distinguished

More information

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and

More information

Sequential Logic: Clocks, Registers, etc.

Sequential Logic: Clocks, Registers, etc. ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design

More information

INTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE

INTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE INTRODUCTION TO DIGITAL SYSTEMS 1 DESCRIPTION AND DESIGN OF DIGITAL SYSTEMS FORMAL BASIS: SWITCHING ALGEBRA IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE COURSE EMPHASIS:

More information

Lecture 8: Routing I Distance-vector Algorithms. CSE 123: Computer Networks Stefan Savage

Lecture 8: Routing I Distance-vector Algorithms. CSE 123: Computer Networks Stefan Savage Lecture 8: Routing I Distance-vector Algorithms CSE 3: Computer Networks Stefan Savage This class New topic: routing How do I get there from here? Overview Routing overview Intra vs. Inter-domain routing

More information

Web based tools for Road Traffic Monitoring and Controlling System Camelia Avram 1,a,Adina Aştilean 1,b and Radu Miron 1,c

Web based tools for Road Traffic Monitoring and Controlling System Camelia Avram 1,a,Adina Aştilean 1,b and Radu Miron 1,c Advanced Engineering Forum Vols. 8-9 (2013) pp 3-12 Online: 2013-06-27 (2013) Trans Tech Publications, Switzerland doi:10.4028/www.scientific.net/aef.8-9.3 Web based tools for Road Traffic Monitoring and

More information

Automated Model Based Testing for an Web Applications

Automated Model Based Testing for an Web Applications Automated Model Based Testing for an Web Applications Agasarpa Mounica, Lokanadham Naidu Vadlamudi Abstract- As the development of web applications plays a major role in our day-to-day life. Modeling the

More information

Modeling and Verification of Sampled-Data Hybrid Systems

Modeling and Verification of Sampled-Data Hybrid Systems Modeling and Verification of Sampled-Data Hybrid Systems Abstract B. Izaias Silva and Bruce H. Krogh Dept. of Electrical and Computer Engineering, Carnegie Mellon University (Izaias /krogh)@cmu.edu We

More information

SuperIOr Controller. Digital Dynamics, Inc., 2014 All Rights Reserved. Patent Pending. Rev: 5-16-14 1

SuperIOr Controller. Digital Dynamics, Inc., 2014 All Rights Reserved. Patent Pending. Rev: 5-16-14 1 SuperIOr Controller The SuperIOr Controller is a game changer in the world of high speed embedded control. The system combines incredible speed of both control and communication with revolutionary configurable

More information

Reinforcement Learning of Task Plans for Real Robot Systems

Reinforcement Learning of Task Plans for Real Robot Systems Reinforcement Learning of Task Plans for Real Robot Systems Pedro Tomás Mendes Resende pedro.resende@ist.utl.pt Instituto Superior Técnico, Lisboa, Portugal October 2014 Abstract This paper is the extended

More information

Homework 1 (Time, Synchronization and Global State) - 100 Points

Homework 1 (Time, Synchronization and Global State) - 100 Points Homework 1 (Time, Synchronization and Global State) - 100 Points CS25 Distributed Systems, Fall 2009, Instructor: Klara Nahrstedt Out: Thursday, September 3, Due Date: Thursday, September 17 Instructions:

More information

What is Modeling and Simulation and Software Engineering?

What is Modeling and Simulation and Software Engineering? What is Modeling and Simulation and Software Engineering? V. Sundararajan Scientific and Engineering Computing Group Centre for Development of Advanced Computing Pune 411 007 vsundar@cdac.in Definitions

More information

ADVANCED MAINTENANCE USING CAUSAL NETWORKS

ADVANCED MAINTENANCE USING CAUSAL NETWORKS ADVANCED MAINTENANCE USING CAUSAL NETWORKS Charles J. Sitter, Rockwell Collins, Cedar Rapids, Iowa Gregory M. Provan, Rockwell Science Center, Thousand Oaks, California Abstract We present a flexible,

More information

Latch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead

Latch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead Clock - key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where

More information

Finite State Machine Design A Vending Machine

Finite State Machine Design A Vending Machine LAB 6 Finite State Machine Design A Vending Machine You will learn how turn an informal sequential circuit description into a formal finite-state machine model, how to express it using ABEL, how to simulate

More information

Towards a Framework for Generating Tests to Satisfy Complex Code Coverage in Java Pathfinder

Towards a Framework for Generating Tests to Satisfy Complex Code Coverage in Java Pathfinder Towards a Framework for Generating Tests to Satisfy Complex Code Coverage in Java Pathfinder Matt Department of Computer Science and Engineering University of Minnesota staats@cs.umn.edu Abstract We present

More information

There are a number of superb online resources as well that provide excellent blackjack information as well. We recommend the following web sites:

There are a number of superb online resources as well that provide excellent blackjack information as well. We recommend the following web sites: 3. Once you have mastered basic strategy, you are ready to begin learning to count cards. By counting cards and using this information to properly vary your bets and plays, you can get a statistical edge

More information

Real Time Simulation for Off-Road Vehicle Analysis. Dr. Pasi Korkealaakso Mevea Ltd., May 2015

Real Time Simulation for Off-Road Vehicle Analysis. Dr. Pasi Korkealaakso Mevea Ltd., May 2015 Real Time Simulation for Off-Road Vehicle Analysis Dr. Pasi Korkealaakso Mevea Ltd., May 2015 Contents Introduction Virtual machine model Machine interaction with environment and realistic environment

More information

Making Multiple Code Reading Easy. Webinar

Making Multiple Code Reading Easy. Webinar Making Multiple Code Reading Easy Webinar Today s Agenda Introduction How DataMan Makes Multiple Code Reading Easy Multiple Code Reading Applications Product Demonstration Videos Q&A 2 Introduction Introduction

More information

Five Essential Components for Highly Reliable Data Centers

Five Essential Components for Highly Reliable Data Centers GE Intelligent Platforms Five Essential Components for Highly Reliable Data Centers Ensuring continuous operations with an integrated, holistic technology strategy that provides high availability, increased

More information

Software Verification/Validation Methods and Tools... or Practical Formal Methods

Software Verification/Validation Methods and Tools... or Practical Formal Methods Software Verification/Validation Methods and Tools... or Practical Formal Methods John Rushby Computer Science Laboratory SRI International Menlo Park, CA John Rushby, SR I Practical Formal Methods: 1

More information