DIGITAL SYSTEM DESIGN LAB


 Jasmine Riley
 2 years ago
 Views:
Transcription
1 EXPERIMENT NO: 7 STUDY OF FLIP FLOPS USING GATES AND IC S AIM: To verify various flipflops like D, T, and JK. APPARATUS REQUIRED: Power supply, Digital Trainer kit, Connecting wires, Patch Chords, IC 74 NAND gate IC, IC 742 NOR gate IC, IC 744 NOT gate IC, 7476 IC THEORY: FLIPFLOP: "Flipflop" is the common name given to twostate devices which offer basic memory for sequential logic operations. Flipflops are heavily used for digital data storage and transfer and are commonly used in banks called "register" for the storage of binary numerical data. CLOCKED FLIPFLOPS The clock is a continuous sequence of square wave pulses. There are a number of reasons for the importance of the clock. Clearly it is essential for doing any kind of counting or timing operation. But, its most important role is in providing synchronization to the digital circuit. Each clock pulse may represent the transition to a new digital state of a socalled state machine (simple processor) we will soon encounter. Or a clock pulse may correspond to the movement of a bit of data from one location in memory to another. A digital circuit coordinates these various functions by the synchronization provided by a single clock signal which is shared throughout the circuit.. DEPARTMENT OF ECE, VKCET Page 44
2 SR FLIP FLOP LOGIC DIAGRAM SYMBOL TRUTH TABLE T FLIP FLOP LOGIC DIAGRAM USING IC 7476 TRUTH TABLE D FLIP FLOP LOGIC DIAGRAM USING IC 7476 TRUTH TABLE DEPARTMENT OF ECE, VKCET Page 45
3 SR FLIPFLOP: An SR flipflop consists of two crosscoupled NOR gates. An SR flipflop can also be design using crosscoupled NAND gates. A clocked SR flipflop has an additional clock input so that the S and R inputs are active only when the clock is high. When the clock goes low, the state of flipflop is latched and cannot change until the clock goes high again. Therefore, the clocked SR flipflop is also called enabled SR flipflop. A D latch combines the S and R inputs of an SR latch into one input by adding an inverter. When the clock is high, the output follows the D input, and when the clock goes low, the state is latched. A SR flipflop can be converted to Tflip flop by connecting S input to Q and R to Q. T FLIP FLOP: The basic digital memory circuit is known as flip flop. Its two stable states which are known as the state state. It can be obtained by using NAND or NOR gates. Generally there are two inputs to the flip flops (R, S or J K) and two outputs Q and Q. The outputs Q and Q are always complementary. The circuit has two stable state Q=which is referred to as the state( or set state ) whereas in the other stable state Q= which is referred to as the sate ( or reset state ). If the circuit is in state. It continues to remain in this state and similarly if it is in state, it continues to remain in this state. This property of the circuit is referred to as memory, that is it can store bit of digital information. In a JK flip flop, if J=K the resulting flip flop is referred to as a T Flip Flop, It has only input, referred to as T input. Its truth table is given in table. If T= it acts as a toggle witch for every clock pulse the output Q changes. D FLIPFLOP (TOGGLE SWITCH): The operations of a D flipflop are much more simpler. It has only one input addition to the clock. It is very useful when a single data bit ( or ) is to be stored. If there is a HIGH on the D input when a clock pulse is applied, the flipflop SETs and. DEPARTMENT OF ECE, VKCET Page 46
4 JK FLIP FLOP LOGIC DIAGRAM USING IC 7476 TRUTH TABLE MASTER SLAVE JK FLIP FLOP LOGIC DIAGRAM TRUTH TABLE DEPARTMENT OF ECE, VKCET Page 47
5 stores a. If there is a LOW on the D input when a clock pulse is applied, the flipflop RESETs and stores a. To implement D flipflop we require NAND gates and NOR gates JK FLIPFLOP: JK FlipFlop is the most versatile binary strange element. It can perform all the functions of SR and D flipflop. The uncertainty in the State of SR Flip Flop when S = R = can be eliminated by using JK FlipFlop. MASTERSLAVE JK FLIPFLOP: Although JK flipflop is an improvement on the clocked SR flipflop it still suffers from timing problems called "race" if the output Q changes state before the timing pulse of the clock input has time to go "OFF", so the timing pulse period (T) must be kept as short as possible (high frequency). As this is sometimes not possible with modern TTL IC's the much improved MasterSlave JK FlipFlop was developed. This eliminates all the timing problems by using two SR flipflops connected together in series, one for the "Master" circuit, which triggers on the leading edge of the clock pulse and the other, the "Slave" circuit, which triggers on the falling edge of the clock pulse. The masterslave JK flip flop consists of two flip flops arranged so that when the clock pulse enables the first, or master, it disables the second, or slave. When the clock changes state again (i.e., on its falling edge) the output of the master latch is transferred to the slave latch. Again, toggling is accomplished by the connection of the output with the input AND gates. PROCEDURE:. Place the IC on IC Trainer Kit. 2. Connect VCC and ground to respective pins of IC Trainer Kit. 3. Connect the inputs to the input switches provided in the IC Trainer Kit. DEPARTMENT OF ECE, VKCET Page 48
6 4. Connect the outputs to the switches of O/P LEDs 5. Apply various combinations of inputs according to the truth table and observe condition of LEDs. 6. Disconnect output from the LEDs and note down the corresponding multimeter voltage readings for various combinations of inputs. PRELAB QUESTIONS:. What is the difference between FlipFlop & latch? 2. Give examples for synchronous & asynchronous inputs? 3. What are the applications of different FlipFlops? 4. What is the advantage of Edge triggering over level triggering? 5. What is the relation between propagation delay & clock frequency of flipflop? 6. What is race around in flipflop & how to over come it? 7. Convert the J K FlipFlop into D flipflop and T flipflop? 8. List the functions of asynchronous inputs? 9. What are the functions of preset and clear pins? RESULT: Various flip flops were identified and verified their truth tables. DEPARTMENT OF ECE, VKCET Page 49
7 EXPERIMENT NO: 8 DESIGN AND IMPLEMENTATION OF CODE CONVERTOR AIM: To design and implement 4bit (i) (ii) Binary to gray code converter Gray to binary code converter APPARATUS REQUIRED: IC TRAINER KIT, IC 7486, IC 748, IC 7432, IC 744 THEORY: The availability of large variety of codes for the same discrete elements of information results in the use of different codes by different systems. A conversion circuit must be inserted between the two systems if each uses different codes for same information. Thus, code converter is a circuit that makes the two systems compatible even though each uses different binary code. The bit combination assigned to binary code to gray code. Since each code uses four bits to represent a decimal digit. There are four inputs and four outputs. Gray code is a nonweighted code. The input variable are designated as B3, B2, B, B and the output variables are designated as C3, C2, C, Co. from the truth table, combinational circuit is designed. The Boolean functions are obtained from KMap for each output variable. A code converter is a circuit that makes the two systems compatible even though each uses a different binary code. To convert from binary code to Excess3 code, the input lines must supply the bit combination of elements as specified by code and the output lines generate the corresponding bit combination of code. Each one of the four DEPARTMENT OF ECE, VKCET Page 5
8 DEPARTMENT OF ECE, VKCET Page 5 BINARY TO GRAY CODE CONVERTOR TRUTH TABLE: KMap for G : KMap for G 2 : KMap for G 3 : G 3 = B 3 KMap for G : LOGIC DIAGRAM: B3 B2 B B G3 G2 G G
9 maps represents one of the four outputs of the circuit as a function of the four input variables. A twolevel logic diagram may be obtained directly from the Boolean expressions derived by the maps. These are various other possibilities for a logic diagram that implements this circuit. Now the OR gate whose output is C+D has been used to implement partially each of three outputs. PROCEDURE:. Place the IC on IC Trainer Kit. 2. Connect VCC and ground to respective pins of IC Trainer Kit. 3. Connect the inputs to the input switches provided in the IC Trainer Kit. 4. Connect the outputs to the switches of O/P LEDs 5. Apply various combinations of inputs according to the truth table and observe condition of LEDs. 6. Disconnect output from the LEDs and note down the corresponding multimeter voltage readings for various combinations of inputs. RESULT: Code converters were designed, assembled and verified the truth tables DEPARTMENT OF ECE, VKCET Page 52
10 DEPARTMENT OF ECE, VKCET Page 53 GRAY CODE TO BINARY CONVERTOR TRUTH TABLE: KMap for B 3 : B3 = G3 KMap for B 2 : KMap for B : KMap for B : LOGIC DIAGRAM G3 G2 G G B3 B2 B B
11 DEPARTMENT OF ECE, VKCET Page 54
Unit 4 Session  15 FlipFlops
Objectives Unit 4 Session  15 FlipFlops Usage of D flipflop IC Show the truth table for the edgetriggered D flipflop and edgetriggered JK flipflop Discuss some of the timing problems related to
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationIn Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the current
Module 12 In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the current inputs. The following topics will be on sequential
More informationLatches and FlipFlops characterestics & Clock generator circuits
Experiment # 7 Latches and FlipFlops characterestics & Clock generator circuits OBJECTIVES 1. To be familiarized with D and JK flipflop ICs and their characteristic tables. 2. Understanding the principles
More informationUnit 3 Combinational MOS Logic Circuits
Unit 3 ombinational MOS Logic ircuits LATH Latch It removes the undefined behaviour of the SR latch Often used as a basic memory element for the short term storage of a binary digit applied to its input
More informationSEQUENTIAL CIRCUITS. Block diagram. Flip Flop. SR Flip Flop. Block Diagram. Circuit Diagram
SEQUENTIAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/sequential_circuits.htm Copyright tutorialspoint.com The combinational circuit does not use any memory. Hence the previous
More informationExperiment # 8 Latches And Flip Flops Characteristics
Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 8 Latches And Flip Flops Characteristics
More informationENGIN 112 Intro to Electrical and Computer Engineering
ENGIN 112 Intro to Electrical and Computer Engineering Lecture 19 Sequential Circuits: Latches Overview Circuits require memory to store intermediate data Sequential circuits use a periodic signal to determine
More informationHaving read this workbook you should be able to: recognise the arrangement of NAND gates used to form an SR flipflop.
Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an SR flipflop. describe how such a flipflop can be SET and RESET. describe the disadvantage
More informationApplications of EdgeTriggered D Flipflop
Applications of EdgeTriggered D Flipflop 1. Data Storage using Dflipflop A Multiplexer based ParalleltoSerial converter needs to have stable parallel data at its inputs as it converts it to serial
More informationModule3 SEQUENTIAL LOGIC CIRCUITS
Module3 SEQUENTIAL LOGIC CIRCUITS Till now we studied the logic circuits whose outputs at any instant of time depend only on the input signals present at that time are known as combinational circuits.
More informationLesson 12 Sequential Circuits: FlipFlops
Lesson 12 Sequential Circuits: FlipFlops 1. Overview of a Synchronous Sequential Circuit We saw from last lesson that the level sensitive latches could cause instability in a sequential system. This instability
More informationLecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
More informationDEPARTMENT OF INFORMATION TECHNLOGY
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS453
More informationECE 223 Digital Circuits and Systems. Synchronous Logic. M. Sachdev. Dept. of Electrical & Computer Engineering University of Waterloo
ECE 223 Digital Circuits and Systems Synchronous Logic M. Sachdev Dept. of Electrical & Computer Engineering University of Waterloo Sequential Circuits Combinational circuits Output = f (present inputs)
More informationECE 301 Digital Electronics
ECE 301 Digital Electronics Latches and FlipFlops (Lecture #18) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and
More informationLatches and FlipFlops
Latches and FlipFlops Introduction to sequential logic Latches SR Latch Gated SR Latch Gated Latch FlipFlops JK Flipflop Flipflop T Flipflop JK MasterSlave Flipflop Preset and Clear functions 7474
More informationSequential Circuits: Latches & FlipFlops
Sequential Circuits: Latches & FlipFlops Sequential Circuits Combinational Logic: Output depends only on current input Able to perform useful operations (add/subtract/multiply/encode/decode/ select[mux]/etc
More informationFigure 2.1(a) Bistable element circuit.
3.1 Bistable Element Let us look at the inverter. If you provide the inverter input with a 1, the inverter will output a 0. If you do not provide the inverter with an input (that is neither a 0 nor a 1),
More informationTo design digital counter circuits using JKFlipFlop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JKFlipFlop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
More information3 FlipFlops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.
3 FlipFlops Flipflops and latches are digital memory circuits that can remain in the state in which they were set even after the input signals have been removed. This means that the circuits have a memory
More informationSequential Logic Circuits Part I (Memory Element)
Sequential Logic Circuits Sequential Logic Circuits Part I (Memory Element) CIT 595 Spring 2010 Output depends on stored information (current state) and may be on current inputs Example: state = Score
More informationAsynchronous Counters. Asynchronous Counters
Counters and State Machine Design November 25 Asynchronous Counters ENGI 25 ELEC 24 Asynchronous Counters The term Asynchronous refers to events that do not occur at the same time With respect to counter
More informationLecture 10. Latches and FlipFlops
Logic Design Lecture. Latches and FlipFlops Prof. Hyung Chul Park & Seung Eun Lee Sequential Logic Outputs of sequential logic depend on current inputs and prior input values Sequential logic might explicitly
More informationToday. Sequential logic Latches Flipflops Counters. Andrew H. Fagg: Embedded RealTime Systems: Sequential Logic
Today Sequential logic Latches Flipflops Counters Time Until now: we have essentially ignored the issue of time We have assumed that our digital logic circuits perform their computations instantaneously
More informationThe NOT Gate The NOT gate outputs a logical 0 if its input is a logical 1 and outputs a 1 if its input is a 0. The symbol is given.
Gates and FlipFlops Pádraig Ó Conbhuí 08531749 SF WED Abstract This experiment was carried out to construct (with the exception of the AND and NOT gates) and investigate the outputs of AND, NAND, OR,
More informationBasic Bit Memory: Latches and Flip Flops
Basic Bit Memory: Latches and Flip Flops Topics: 1. General description of bit memory, also called a memory cell. 2. Definition of sequential and combinational circuits. Memory devices are sequential devices.
More informationINTRODUCTION TO HARDWARE DESIGNING SEQUENTIAL CIRCUITS.
Exercises, set 6. INTODUCTION TO HADWAE DEIGNING EUENTIAL CICUIT.. Lathes and flipflops. In the same way that gates are basic building blocks of combinational (combinatorial) circuits, latches and flipflops
More informationUNIVERSITI MALAYSIA PERLIS DKT DIGITAL SYSTEMS II. Lab 2 : Counter Design
UNIVERSITI MALAYSIA PERLIS DKT 212/3 : DIGITAL SYSTEM II Lab 2 : Counter Design Name : Matrix No. : Program : Date : OBJECTIVE 1. To understand state diagram in sequential circuit. 2. To build Karnaugh
More informationSynchronous Sequential Logic. Logic and Digital System Design  CS 303 Erkay Savaş Sabanci University
Synchronous Sequential Logic Logic and Digital System Design  S 33 Erkay Savaş Sabanci University Sequential Logic Digital circuits we have learned, so far, have been combinational no memory, outputs
More informationSynchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic 5 Outline! Sequential Circuits! Latches! FlipFlops! Analysis of Clocked Sequential Circuits! State Reduction and Assignment! Design Procedure 52 Sequential Circuits!
More informationFlipFlops. Revision of lecture notes written by Dr. Timothy Drysdale
FlipFlops Revision of lecture notes written by Dr. Timothy Drysdale Objectives of Lecture The objectives of this lecture are: to discuss the difference between combinational and sequential logic as well
More informationEC1261 DIGITAL LOGIC CIRCUITS UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PARTA 1. What do you mean by literal? 2. What is logic gate? 3.
EC1261 DIGITAL LOGIC CIRCUITS UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PARTA 1. What do you mean by literal? 2. What is logic gate? 3. What is demultiplexer? How does it differ from a decoder?
More informationBINARY CODED DECIMAL: B.C.D.
BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.
More informationFACULTY OF ENGINEERING LAB SHEET EEE1036 DIGITAL LOGIC DESIGN TRIMESTER 3, 2015_2016
EEE06: Digital Logic Design, Lab Exp. DL FACULTY OF ENGINEERING LAB SHEET EEE06 DIGITAL LOGIC DESIGN TRIMESTER, 05_06 DL  FlipFlops and Their Applications *Note: Onthespot evaluation may be carried
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationLECTURE #11: FlipFlops and Basic Sequential Design EEL 3701: Digital Logic and Computer Systems Based on lecture notes by Dr. Eric M.
LECTURE #: FlipFlops and Basic Sequential Design EEL 370: Digital Logic and Computer Systems Based on lecture notes by Dr. Eric M. Schwartz Problem with Enabled Latches:  Consider an SR Latch controlling
More informationSequential Logic Design
Lab #4 Sequential Logic Design Objective: To study the behavior and applications of flip flops and basic sequential circuits including shift registers and counters. Preparation: Read the following experiment.
More informationCombinational and Sequential Circuits.
Combinational and Sequential Circuits. Basically, sequential circuits have memory and combinational circuits do not. Here is a basic depiction of a sequential circuit. All sequential circuits contain combinational
More informationSAMPLE OF THE STUDY MATERIAL PART OF CHAPTER 5. Combinational & Sequential Circuits
SAMPLE OF THE STUD MATERIAL PART OF CHAPTER 5 5. Introduction Digital circuits can be classified into two types: Combinational digital circuits and Sequential digital circuits. 5.2 Combinational Digital
More informationMaster/Slave Flip Flops
Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch(master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the slave
More information1) For a RS flip flop constructed out of NAND gates complete the following table. R S Q Q\ State name Q Q\
Sequential logic tutorial Flip Flops 1) For a RS flip flop constructed out of NAND gates complete the following table R S Q Q\ State name 0 0 1 1 0 1 0 1 1 0 1 0 1 1 Q Q\ 2) Complete the following timing
More information1. Realization of gates using Universal gates
1. Realization of gates using Universal gates Aim: To realize all logic gates using NAND and NOR gates. Apparatus: S. No Description of Item Quantity 1. IC 7400 01 2. IC 7402 01 3. Digital Trainer Kit
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flipflops;
More informationSequential Circuits Sequential circuits combinational circuits clocked sequential circuits gate delay
Sequential Circuits Sequential circuits are those with memory, also called feedback. In this, they differ from combinational circuits, which have no memory. The stable output of a combinational circuit
More informationLatches, the D FlipFlop & Counter Design. ECE 152A Winter 2012
Latches, the D FlipFlop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR
More informationCHAPTER 11 LATCHES AND FLIPFLOPS
CHAPTER 11 LATCHES AND FLIPFLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 SetReset Latch 11.3 Gated D Latch 11.4 EdgeTriggered D FlipFlop 11.5 SR FlipFlop
More informationCS 226: Digital Logic Design
CS 226: Digital Logic Design 0 1 1 I S 0 1 0 S Department of Computer Science and Engineering, Indian Institute of Technology Bombay. 1 of 44 Objectives In this lecture we will introduce: 1. Synchronous
More informationModule 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech  3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
More informationDEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Lab Manual Digital Electronics Laboratory (EC39) BACHELOR OF TECHNOLOGY Subject Code: EC 39 Subject Name: Digital Electronics Laboratory Teaching
More informationDigital Circuits Laboratory LAB no. 9. Flip flops
(FF) are sequential logic circuits with 2 distinct stable states. hey have control inputs that cause the outputs to switch from one stable state to the other. hey are circuits with memory, because one
More informationLOGIC DESIGN LABORATORY MANUAL
LOGIC DESIGN LABORATORY MANUAL Logic Design Laboratory Manual 1 EXPERIMENT: 1 LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various ICs and their specification.
More informationSequential Circuits. Chapter 4 S. Dandamudi
Sequential Circuits Chapter 4 S. Dandamudi Outline Introduction Clock signal Propagation delay Latches SR latch Clocked SR latch D latch JK latch Flip flops D flip flop JK flip flop Example chips Example
More informationSequential Circuits: Latches & FlipFlops
ESD I Lecture 3.b Sequential Circuits: Latches & FlipFlops 1 Outline Memory elements Latch SR latch D latch FlipFlop SR flipflop D flipflop JK flipflop T flipflop 2 Introduction A sequential circuit
More informationCSE 271 Introduction to Digital Systems Supplementary Reading Some Basic Memory Elements
CE 27 Introduction to igital ystems upplementary eading ome Basic Memory Elements In this supplementary reading, we will show some some basic memory elements. In particular, we will pay attention to their
More informationCMSC 2833 Lecture 25
.6. Basic Concepts A sequential circuit has memory whereas a combinational circuit has no memory. The output of a combinational circuit is the direct result of inputs to the circuit. A combinational circuit
More informationMaster/Slave Flip Flops
MSFF Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch (master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the
More informationTheory of Logic Circuits. Laboratory manual. Exercise 3
Zakład Mikroinformatyki i Teorii Automatów yfrowych Theory of Logic ircuits Laboratory manual Exercise 3 Bistable devices 2008 Krzysztof yran, Piotr zekalski (edt.) 1. lassification of bistable devices
More informationIE1204 Digital Design L8: Memory Elements: Latches and FlipFlops. Counter
IE1204 igital esign L8: Memory Elements: Latches and FlipFlops. Counter Elena ubrova KTH / ICT / ES dubrova@kth.se This lecture BV pp. 383418, 469471 IE1204 igital esign, HT14 2 Sequential System a(t)
More informationLecture 9: Flipflops
Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flipflops and latches Lecture 9: Flipflops Professor Peter Cheung Department of EEE, Imperial
More informationCHAPTER 4. Sequential Logic design principles
HAPTE 4 Sequential Logic design principles Logic circuits are defined into two types, combinational and sequential. A combinational logic circuit is one whose outputs depend only on its current inputs.
More informationSo far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.
equential Logic o far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs. In sequential logic the output of the
More informationModule 5A2: Laboratory: FlipFlops
Excelsior College ELEC201 Digital Electronics Module 5A2: Laboratory: FlipFlops Objectives The objectives of this experiment are to: 1. Examine the operation of the RS latch. 2. Examine the operation
More informationChapter 5 Latch and flipflop
257 Chapter 5 Latch and flipflop «from the ground up I2013b  Copyright Daniele Giacomini  appunti2@gmail.com http://a3.informaticalibera.net 5.1 Propagation delay..................................
More informationFigure 2.4(f): A T flip flop
If the T input is in 0 state (i.e., J = K = 0) prior to a clock pulse, the Q output will not change with the clock pulse. On the other hand, if the T input is in 1 state (i.e., J = K = 1) prior to a clock
More information28. Minimize the following using Tabular method. f(a, b, c, d, e)= m(0,1,9,15,24,29,30) + d(8,11,31) 29. Minimize the following using Kmap method.
Unit1 1. Show Karnaugh map for equation Y = F(A,B,C) = S m(1, 2, 3, 6, 7) 2. Show Karnaugh map for equation Y = F(A,B,C,D) = S m(1, 2, 3, 6, 8, 9, 10, 12, 13, 14) 3. Give SOP form of Y = F(A,B,C,D) =
More informationCounters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4bit ripplethrough decade counter with a decimal readout display. Such a counter
More informationFlipFlops. Outline: 2. Timing noise
Outline: 2. Timing noise FlipFlops Signal races, glitches FPGA example ( assign bad) Synchronous circuits and memory Logic gate example 4. FlipFlop memory RSlatch example D and JK flipflops Flipflops
More informationChapter  5 FLIPFLOPS AND SIMPLE FLIPFLOP APPLICATIONS
Chapter  5 FLIPFLOPS AND SIMPLE FLIPFLOP APPLICATIONS Introduction : Logic circuit is divided into two types. 1. Combinational Logic Circuit 2. Sequential Logic Circuit Definition : 1. Combinational
More informationCS311 Lecture: Sequential Circuits
CS311 Lecture: Sequential Circuits Last revised 8/15/2007 Objectives: 1. To introduce asynchronous and synchronous flipflops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationDigital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: SEQUENTIAL CIRCUITS BASICS AND FLIPFLOPS
DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 5. LECTURE: SEQUENTIAL CIRCUITS BASICS AND FLIPFLOPS 1st (Autumn) term 2014/2015 5. LECTURE 1. Sequential
More informationChapter 14 Sequential logic, Latches and FlipFlops
Chapter 14 Sequential logic, Latches and FlipFlops Flops Lesson 2 Sequential logic circuit, Flip Flop and Latch Introduction Ch14L2"Digital Principles and Design", Raj Kamal, Pearson Education, 2006
More informationLecture 22: Sequential Circuits. Sequential Circuits. Characteristic Table, SR Latch. SR Latch (Clocked) Latches:
Lecture 22: Sequential Circuits Latches: SR D JK FlipFlops Memory Sequential Circuits In sequential circuits, new state depends on not only the input, but also on the previous state. Devices like registers
More informationLatches and Flipflops
Latches and Flipflops Latches and flipflops are circuits with memory function. They are part of the computer's memory and processor s registers. SR latch is basically the computer memory cell Q=1 Q=0
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationLecture 2. Introduction to Sequential Circuits
21 Lecture 2 Introduction to Sequential Circuits 1 Youpyo Hong, ongguk University 22 igital Circuits Combinational circuits  Outputs are determined by current inputs only.  Memory is not included.
More informationDigital Design, Kyung Hee Univ. Spring, Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationKarnaugh Maps. Example A B C X 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1. each 1 here gives a minterm e.g.
Karnaugh Maps Yet another way of deriving the simplest Boolean expressions from behaviour. Easier than using algebra (which can be hard if you don't know where you're going). Example A B C X 0 0 0 0 0
More informationCDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012
CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline SR Latch D Latch EdgeTriggered D FlipFlop (FF) SR FlipFlop (FF) JK FlipFlop (FF) T FlipFlop
More informationFlipFlops and Sequential Circuit Design. ECE 152A Winter 2012
FlipFlops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationFlipFlops and Sequential Circuit Design
FlipFlops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationDigital Electronics Detailed Outline
Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept
More informationChapter 9 Latches, FlipFlops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, FlipFlops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
More informationSequential Logic Latches & Flipflops
Sequential Logic Latches & Flipflops Introduction Memory Elements PulseTriggered Latch SR Latch Gated SR Latch Gated D Latch EdgeTriggered Flipflops SR Flipflop D Flipflop JK Flipflop T Flipflop
More informationDigital Electronics. 5.0 Sequential Logic. Module 5
Module 5 www.learnaboutelectronics.org Digital Electronics 5.0 Sequential Logic What you ll learn in Module 5 Section 5.0 Introduction to Sequential Logic Circuits. Section 5.1 Clock Circuits. RC Clock
More informationLatches and Flipflops
Latches and Flipflops Latches and flipflops are circuits with memory function. They are part of the computer's memory and processor s registers. SR latch is basically the computer memory cell Q=1 Q=0
More informationECE380 Digital Logic
ECE38 igital Logic FlipFlops, Registers and Counters: FlipFlops r.. J. Jackson Lecture 25 Flipflops The gated latch circuits presented are level sensitive and can change states more than once during
More informationDesign of Digital Systems II Sequential Logic Design Principles (1)
Design of Digital Systems II Sequential Logic Design Principles (1) Moslem Amiri, Václav Přenosil Masaryk University Resource: Digital Design: Principles & Practices by John F. Wakerly Introduction Logic
More informationUpon completion of unit 1.1, students will be able to
Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal
More informationCPE 300L DIGITAL SYSTEM ARCHITECTURE AND DESIGN LABORATORY
CPE 300L DIGITAL SYSTEM ARCHITECTURE AND DESIGN LABORATORY LABORATORY 2 SEQUENTIAL CIRCUIT DESIGN DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS OBJECTIVE Learn on various
More informationCSEE 3827: Fundamentals of Computer Systems. Latches and Flip Flops
EE 3827: Fundamentals of omputer ystems Latches and Flip Flops ombinational v. sequential logic Inputs ombinational circuit Outputs Inputs ombinational circuit next state Outputs current state torage elements
More informationLecture3 MEMORY: Development of Memory:
Lecture3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,
More informationCombinational circuit Memory elements. Fig. 51 Block Diagram of Sequential Circuit Prentice Hall, Inc. M. Morris Mano DIGITAL DESIGN, 3e.
Inputs ombinational circuit Memory elements Outputs Fig. 5 Block Diagram of Sequential ircuit 22 Prentice Hall, Inc. Inputs ombinational circuit Outputs Flipflops lock pulses (a) Block diagram (b) Timing
More informationChapter 14 Sequential logic, Latches and FlipFlops
Chapter 14 Sequential logic, Latches and FlipFlops Flops Lesson 6  Flip Flop and Latch Ch14L6"igital Principles and esign", Raj Kamal, Pearson Education, 2006 2  FlipFlop + ve edge triggered Output
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationClassification of Digital Circuits
lassification of igital ircuits ombinational. Output depends only on current input values. Sequential. Output depends on current input values and present state of the circuit, where the present state of
More informationDigital Electronics Lab
LAB MANUAL Digital Electronics Lab (EE224F) Vikas Sharma (Lab Incharge) Dayal C. Sati (Faculty Incharge) DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page STUDENTS GUIDELINES There is Hr 4
More informationClocks. Sequential Logic. A clock is a freerunning signal with a cycle time.
Clocks A clock is a freerunning signal with a cycle time. A clock may be either high or low, and alternates between the two states. The length of time the clock is high before changing states is its high
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd hapter 8 2009 Pearson Education, Upper 2008 Pearson Saddle River, Education NJ 07458. All Rights Reserved ounting in Binary As you know, the binary count sequence
More information