HIN232, HIN236, HIN237, HIN238, HIN239, HIN240, HIN241
|
|
- Jonas Pearson
- 7 years ago
- Views:
Transcription
1 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Data Sheet FN. V Powered RS- Transmitters/Receivers The HIN-HIN family of RS- transmitters/receivers interface circuits meet all ElA RS-E and V. specifications, and are particularly suited for those applications where ±V is not available. They require a single V power supply (except HIN) and feature onboard charge pump voltage converters which generate V and -V supplies from the V supply. The family of devices offer a wide variety of RS- transmitter/receiver combinations to accommodate various applications (see Selection Table on page ). The drivers feature true TTL/CMOS input compatibility, slew-rate-limited output, and 00 power-off source impedance. The receivers can handle up to ±0V, and have a k to k input impedance. The receivers also feature hysteresis to greatly improve noise rejection. Features Meets All RS-E and V. Specifications Requires Only Single V Power Supply - (V and V - HIN) High Data Rate kbps Onboard Voltage Doubler/Inverter Low Power Consumption Low Power Shutdown Function Three-State TTL/CMOS Receiver Outputs Multiple Drivers - ±V Output Swing for V lnput - 00 Power-Off Source Impedance - Output Current Limiting - TTL/CMOS Compatible - 0V/µs Maximum Slew Rate Multiple Receivers - ±0V Input Voltage Range - k to k Input Impedance - 0.V Hysteresis to Improve Noise Rejection Pb-free Available (RoHS compliant) Applications Any System Requiring RS- Communication Ports - Computer - Portable, Mainframe, Laptop - Peripheral - Printers and Terminals - Instrumentation - Modems Selection Table PART NUMBER POWER SUPPLY VOLTAGE NUMBER OF RS- DRIVERS NUMBER OF RS- RECEIVERS EXTERNAL COMPONENTS LOW POWER SHUTDOWN/TTL THREE-STATE NUMBER OF LEADS HIN V Capacitors No/No HIN V Capacitors Yes/Yes HIN V Capacitors No/No HIN V Capacitors No/No HIN V and.v to.v Capacitors No/Yes HIN0 V Capacitors Yes/Yes HIN V Capacitors Yes/Yes CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. --INTERSIL or --- Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas LLC00, 00, 00, 0. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
2 Pin Descriptions HIN, HIN, HIN, HIN, HIN, HIN0, HIN PIN FUTION Power Supply Input V ±%. V Internally generated positive supply (V nominal), HIN requires.v to.v. Internally generated negative supply (-V nominal). GND Ground lead. Connect to 0V. C External capacitor ( terminal) is connected to this lead. C- External capacitor (- terminal) is connected to this lead. C External capacitor ( terminal) is connected to this lead. C- External capacitor (- terminal) is connected to this lead. T IN T OUT R IN R OUT EN SD Transmitter Inputs. These leads accept TTL/CMOS levels. An internal 00k pull-up resistor to is connected to each lead. Transmitter Outputs. These are RS- levels (nominally ±V). Receiver Inputs. These inputs accept RS- input levels. An internal pull-down resistor to GND is connected to each input. Receiver Outputs. These are TTL/CMOS levels. Enable input. This is an active low input which enables the receiver outputs. With EN = V, the receiver outputs are placed in a high impedance state. Shutdown Input. With SD = V, the charge pump is disabled, the receiver outputs are in a high impedance state and the transmitters are shut off. No Connect. No connections are made to these leads. FN.
3 Ordering Information PART NUMBER HIBZ* (Note) HIPZ (Note) HINIBZ* (Note) HINIPZ (Note) HIBZ (No longer available or supported recommended replacement part ICLE) (Note) HIBZ* (No longer available or supported recommended replacement part ICLE) (Note) PART MARKING TEMP. RANGE ( C) HIBZ 0 to 0 Ld SOIC HIPZ 0 to 0 Ld PDIP** HINIBZ -0 to Ld SOIC HINIPZ -0 to Ld PDIP** HIBZ 0 to 0 Ld SOIC HIBZ 0 to 0 Ld SOIC HIBZ*(Note) HIBZ 0 to 0 Ld SOIC HINIBZ* (Note) HIBZ* (Note) HIPZ (Note) HIN0CNZ* (No longer available or supported) (Note) HIAZ (No longer available or supported) (Note) HIBZ* (No longer available or supported) (Note) HINIBZ (No longer Available or supported) (Note) HIN, HIN, HIN, HIN, HIN, HIN0, HIN HINIBZ -0 to Ld SOIC HIBZ 0 to 0 Ld SOIC HIPZ 0 to 0 Ld PDIP** HIN0CNZ 0 to 0 Ld MQFP HIAZ 0 to 0 Ld SSOP HIBZ 0 to 0 Ld SOIC HINIBZ -0 to Ld SOIC PACKAGE M. E. M. E. M. M. M. M. M. E. Q.X M.0 M. M. PKG. DWG. # *Add -T suffix for tape and reel. Please refer to TB for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 0% matte tin plate plus anneal (e termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-00. **Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications. FN.
4 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Pinouts HIN ( LD PDIP, SOIC) TOP VIEW HIN ( LD SOIC) TOP VIEW C V C- C C- T OUT R IN GND T OUT R IN R OUT T IN T IN R OUT T OUT T OUT T OUT R IN R OUT T IN T IN GND 0 T OUT R IN R OUT SD EN T IN T IN R OUT R IN C V C- C- C V V NOTE NOTE T IN T IN R OUT C C µf V 00k V 00k V TO V VOLTAGE DOUBLER V TO -V VOLTAGE INVERTER T T R V NOTE NOTE T OUT T OUT R IN µf µf T IN T IN T IN T IN R OUT C- C- C V TO V C- VOLTAGE DOUBLER C V TO -V VOLTAGE INVERTER C- T T V V T 00k V T 00k V 00k V 00k R µf µf T OUT T OUT T OUT T OUT R IN R OUT R R IN R OUT R OUT EN 0 R R R IN R IN SD NOTE:. Either 0.µF or µf capacitors may be used. FN.
5 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Pinouts (Continued) HIN ( LD SOIC) TOP VIEW HIN ( LD PDIP, SOIC) TOP VIEW T OUT T OUT T OUT T OUT T OUT R IN T OUT R IN T OUT R OUT R IN R OUT R IN T IN R OUT T IN R OUT 0 T OUT T IN 0 T OUT T IN T IN R OUT T IN T IN T IN R IN T IN GND R OUT GND R OUT R IN R IN C C V C- V C- C- C C- C µf µf T IN V 00k T V µf µf T OUT µf µf T IN V C V TO V C- VOLTAGE DOUBLER C V TO -V VOLTAGE INVERTER C- V C V TO V C- VOLTAGE DOUBLER C V TO -V C- VOLTAGE INVERTER V 00k T V µf µf T OUT T IN V 00k T T OUT T IN V 00k T T OUT T IN V T 00k T OUT T IN V T 00k T OUT T IN V T 00k T OUT T IN V T 00k 0 T OUT T IN R OUT R OUT R OUT V T 00k 0 R R R T OUT R IN R IN R IN R OUT R OUT R OUT R OUT R R R R R IN R IN R IN R IN FN.
6 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Pinouts (Continued) HIN ( LD PDIP, SOIC) TOP VIEW HIN0 ( LD MQFP) TOP VIEW R OUT T IN SD EN R IN T IN GND R OUT V C 0 R IN T OUT T OUT 0 T IN R OUT C- R IN R IN 0 R OUT T OUT R IN R OUT R OUT R IN T IN EN T OUT T OUT T OUT T OUT R IN 0 GND T OUT R IN R OUT T IN T IN R OUT R IN C- C C- V C R OUT T IN T IN R OUT R IN FN.
7 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Pinouts (Continued) T IN T IN R OUT R OUT R OUT R OUT R OUT EN V 00k T 0 V T 00k R R R R R NOTE: For V > V, use C 0.µF. T OUT T OUT R IN R IN R IN R IN R IN µf µf T IN T IN T IN T IN T IN R OUT R OUT R OUT R OUT R OUT EN V.V TO.V (NOTE) C µf V TO -V V (NOTE) C- VOLTAGE INVERTER µf V T 00k T IN T OUT C C- C C- V V TO V VOLTAGE DOUBLER V TO -V VOLTAGE INVERTER V 00k V 00k T T V V T 00k V T 00k R R 0 V T 00k R R R 0 SD µf µf T OUT T OUT T OUT T OUT T OUT R IN R IN R IN R IN R IN HIN ( SOIC, SSOP) TOP VIEW T OUT T OUT T OUT R IN T OUT R OUT R IN SD R OUT EN T IN R IN T IN R OUT R OUT T IN R IN 0 T IN GND R OUT R IN C V C- C- C FN.
8 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Pinouts (Continued) µf µf T IN C C- C C- V V TO V VOLTAGE DOUBLER V TO -V VOLTAGE INVERTER V 00k T V µf µf T OUT T IN V 00k T T OUT T IN V T 0 00k T OUT T IN R OUT V T 00k R T OUT R IN R OUT R OUT R R R IN R IN R OUT R R IN R OUT EN R SD R IN FN.
9 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Absolute Maximum Ratings to Ground (GND -0.V) < < V V to Ground (Note ( -0.V) < V <.V to Ground V < < (GND 0.V) V to V Input Voltages T IN V < V IN < (V 0.V) R IN V Output Voltages T OUT ( -0.V) < V TXOUT < (V 0.V) R OUT (GND -0.V) < V RXOUT < (V 0.V) Short Circuit Duration T OUT Continuous R OUT Continuous Operating Conditions Temperature Range HINxxcx C to 0 C HINxxIx C to C Thermal Information Thermal Resistance (Typical, Note ) JC ( C/W) Ld PDIP Package* 0 Ld PDIP Package Ld SOIC Package Ld SOIC Package Ld SOIC Package Ld SSOP Package Ld MQFP Package Maximum Junction Temperature (Plastic Package) C Maximum Storage Temperature Range C to C Pb-free Reflow Profile see link below *Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications. CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTE:. Only HIN. For V > V, C must be 0.µF.. JA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB for details. Electrical Specifications Test Conditions: = V ±%, T A = Operating Temperature Range PARAMETER TEST CONDITIONS MIN (Note ) TYP MAX (Note ) UNITS SUPPLY CURRENTS Power Supply Current, I CC V Power Supply Current, I CC No Load, T A = C No Load, T A = C No Load, T A = C HIN - ma HIN-HIN, HIN0-HIN - ma HIN - 0. ma HIN -.0 ma Shutdown Supply Current, I CC (SD) T A = C - µa LOGIC AND TRANSMITTER INPUTS, RECEIVER OUTPUTS Input Logic Low, V ll T IN, EN, Shutdown V Input Logic High, V lh T IN V EN, Shutdown. - - V Transmitter Input Pull-up Current, I P T IN = 0V - 00 µa TTL/CMOS Receiver Output Voltage Low, V OL I OUT =.ma V TTL/CMOS Receiver Output Voltage High, V OH I OUT = -.0mA.. - V RECEIVER INPUTS RS- Input Voltage Range V IN -0-0 V Receiver Input Impedance R IN V IN = ±V k Receiver Input Low Threshold, V ln (H-L) = V, T A = C V Receiver Input High Threshold, V IN (L-H) = V, T A = C -.. V Receiver Input Hysteresis V HYST V FN.
10 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Electrical Specifications Test Conditions: = V ±%, T A = Operating Temperature Range (Continued) PARAMETER TEST CONDITIONS MIN (Note ) TYP MAX (Note ) UNITS TIMING CHARACTERISTICS Baud Rate ( Transmitter Switching) R L = k kbps Output Enable Time, t EN HIN, HIN, HIN0, HIN ns Output Disable Time, t DIS HIN, HIN, HIN0, HIN ns Propagation Delay, t PD RS- to TTL µs Instantaneous Slew Rate SR C L = pf, R L = k, T A = C (Note ) V/µs Transition Region Slew Rate, SR T R L = k, C L = 00pF Measured from V to -V or -V to V, Transmitter Switching - - V/µs TRANSMITTER OUTPUTS Output Voltage Swing, T OUT Transmitter Outputs, k to Ground ± ± ± V Output Resistance, T OUT = V = = 0V, V OUT = V RS- Output Short Circuit Current, I SC T OUT shorted to GND - ± - ma NOTE:. Limits established by characterization and are not production tested.. Parameters with MIN and/or MAX limits are 0% tested at C, unless otherwise specified. Temperature limits established by characterization and are not production tested. VOLTAGE DOUBLER VOLTAGE INVERTER S C S V = S C S GND GND - C - C - C - C GND S C- S S C - S = -(V) RC OSCILLATOR FIGURE. CHARGE PUMP Detailed Description The HIN thru HIN family of RS- transmitters/receivers are powered by a single V power supply (except HIN), feature low power consumption, and meet all ElA RS-C and V. specifications. The circuit is divided into three sections: The charge pump, transmitter, and receiver. Charge Pump An equivalent circuit of the charge pump is illustrated in Figure. The charge pump contains two sections: the voltage doubler and the voltage inverter. Each section is driven by a two-phase, internally generated clock to generate V and -V. The nominal clock frequency is khz. During phase one of the clock, capacitor C is charged to. During phase two, the voltage on C is added to, producing a signal across C equal to twice. During phase one, C is also charged to, and then during phase two, it is inverted with respect to ground to produce a signal across C equal to -. The charge pump accepts input voltages up to.v. The output impedance of the voltage doubler section (V) is approximately 00, and the output impedance of the voltage inverter section () is approximately 0. A typical application uses µf capacitors for C-C, however, the value is not critical. Increasing the values of C and C will lower the output impedance of the voltage doubler and inverter, increasing the values of the reservoir capacitors, C and C, lowers the ripple on the V and supplies. During shutdown mode (HIN, HIN0 and HIN), SHUTDOWN control line set to logic, the charge pump is turned off, V is pulled down to, is pulled up to GND, and the supply current is reduced to less than µa. The transmitter outputs are disabled and the receiver outputs are placed in the high impedance state. FN.
11 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Transmitters The transmitters are TTL/CMOS compatible inverters which translate the inputs to RS- outputs. The input logic threshold is about % of, or.v for = V. A logic at the input results in a voltage of between -V and at the output, and a logic 0 results in a voltage between V and (V -0.V). Each transmitter input has an internal 00k pullup resistor so any unused input can be left unconnected and its output remains in its low state. The output voltage swing meets the RS-C specifications of ±V minimum with the worst case conditions of: all transmitters driving k minimum load impedance, =.V, and maximum allowable operating temperature. The transmitters have an internally limited output slew rate which is less than 0V/µs. The outputs are short circuit protected and can be shorted to ground indefinitely. The powered down output impedance is a minimum of 00 with ±V applied to the outputs and = 0V. Receivers The receiver inputs accept up to ±0V while presenting the required k to k input impedance even if the power is off ( = 0V). The receivers have a typical input threshold of.v which is within the ±V limits, known as the transition region, of the RS- specifications. The receiver output is 0V to. The output will be low whenever the input is greater than.v and high whenever the input is floating or driven between 0.V and -0V. The receivers feature 0.V hysteresis to improve noise rejection. The receiver Enable line EN, when set to logic, (HIN, HIN, HIN0, and HIN) disables the receiver outputs, placing them in the high impedance mode. The receiver outputs are also placed in the high impedance state when in shutdown mode. V T XIN GND < T XIN < 00k 00 T OUT < V TOUT < V R XIN -0V < R XIN < 0V GND R OUT GND < V ROUT < FIGURE. TRANSMITTER FIGURE. RECEIVER T IN OR R IN T OUT OR R OUT V OL V OL t PHL t PLH AVERAGE PROPAGATION DELAY = t PHL t PLH FIGURE. PROPAGATION DELAY DEFINITION FN.
12 Typical Performance Curves HIN, HIN, HIN, HIN, HIN, HIN0, HIN SUPPLY VOLTAGE µf 0.µF 0.µF SUPPLY VOLTAGE ( V ) T A = C TRANSMITTER OUTPUTS OPEN CIRCUIT ( =.V) V ( = V) ( = V) V ( =.V) I LOAD (ma) 0 FIGURE. SUPPLY VOLTAGE vs, VARYING CAPACITORS FIGURE. V, OUTPUT VOLTAGE vs LOAD (HIN) Test Circuits (HIN) k µf C µf C - µf C µf C GND T OUT R IN R OUT T IN T IN.V TO.V INPUT k T OUTPUT RS- 0V INPUT TTL/CMOS OUTPUT TTL/CMOS INPUT TTL/CMOS INPUT C V C- C C- T OUT C V C- C C- T OUT R IN GND T OUT R IN R OUT T IN T IN R OUT T OUTPUT RS- 0V INPUT R IN R OUT TTL/CMOS OUTPUT R OUT = V IN /T OUT T OUT V IN = V A FIGURE. GENERAL TEST CIRCUIT FIGURE. POWER-OFF SOURCE RESISTAE CONFIGURATION FN.
13 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Applications The HINxx may be used for all RS- data terminal and communication links. It is particularly useful in applications where V power supplies are not available for conventional RS- interface circuits. The applications presented represent typical interface configurations. A simple duplex RS- port with CTS/RTS handshaking is illustrated in Figure. Fixed output signals such as DTR (data terminal ready) and DSRS (data signaling rate select) is generated by driving them through a resistor connected to V. In applications requiring four RS- inputs and outputs (Figure ), note that each circuit requires two charge pump capacitors (C and C) but can share common reservoir capacitors (C and C). The benefit of sharing common reservoir capacitors is the elimination of two capacitors and the reduction of the charge pump source impedance which effectively increases the output swing of the transmitters. V C µf - C µf - TD TTL/CMOS RTS INPUTS AND OUTPUTS RD CTS R T HIN R T - - DTR (0) DATA TERMINAL READY DSRS () DATA SIGNALING RATE SELECT RS- INPUTS AND OUTPUTS TD () TRANSMIT DATA RTS () REQUEST TO SEND RD () RECEIVE DATA CTS () CLEAR TO SEND SIGNAL GROUND () FIGURE. SIMPLE DUPLEX RS- PORT WITH CTS/RTS HANDSHAKING TTL/CMOS INPUTS AND OUTPUTS C µf - TD RTS RD CTS HIN T T R R C - µf TD () TRANSMIT DATA RTS () REQUEST TO SEND RD () RECEIVE DATA CTS () CLEAR TO SEND C - µf V C µf - V RS- INPUTS AND OUTPUTS TTL/CMOS INPUTS AND OUTPUTS C µf - DTR DSRS DCD R HIN T T R R C - µf DTR (0) DATA TERMINAL READY DSRS () DATA SIGNALING RATE SELECT DCD () DATA CARRIER DETECT R () RING INDICATOR SIGNAL GROUND () FIGURE. COMBINING TWO HINs FOR PAIRS OF RS- INPUTS AND OUTPUTS FN.
14 Die Characteristics HIN, HIN, HIN, HIN, HIN, HIN0, HIN SUBSTRATE POTENTIAL V TRANSISTOR COUNT Metallization Mask Layout HIN0 T OUT T OUT T OUT T OUT R IN R OUT T IN R IN SHUTDOWN R OUT EN T IN T IN T OUT R OUT R IN R IN R OUT GND T IN T IN R OUT R IN C C V C- C- FN.
15 Revision History HIN, HIN, HIN, HIN, HIN, HIN0, HIN The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision. DATE REVISION CHANGE FN. Added Rev History beginning with Rev. Added About Intersil Verbiage Updated Ordering Information Table on page. Updated POD M. to most current version change is as follows: Updated to new POD standard by removing table listing dimensions and putting dimensions on drawing. Added Land Pattern. Updated POD M. to most current version change is as follows: Added land pattern About Intersil Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets. For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at You may report errors or suggestions for improving this datasheet by visiting Reliability reports are also available from our website at FN.
16 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Dual-In-Line Plastic Packages (PDIP) INDEX AREA N N/ -B- -A- D E BASE PLANE A -C- A SEATING PLANE L C L D A e D A B e e C C B e B 0.0 (0.) M C A B S NOTES:. Controlling Dimensions: IH. In case of conflict between English and Metric dimensions, the inch dimensions control.. Dimensioning and tolerancing per ANSI Y.M-.. Symbols are defined in the MO Series Symbol List in Section. of Publication No... Dimensions A, A and L are measured with the package seated in JE- DEC seating plane gauge GS-.. D, D, and E dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.0 inch (0.mm).. E and e A are measured with the leads constrained to be perpendicular to datum -C-.. e B and e C are measured at the lead tips with the leads unconstrained. e C must be zero or greater.. B maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.0 inch (0.mm).. N is the maximum number of terminal positions.. Corner leads (, N, N/ and N/ ) for E., E., E., E., E. will have a B dimension of inch (0. -.mm). E E. (JEDEC MS-00-BB ISSUE D) LEAD DUAL-IN-LINE PLASTIC PACKAGE IHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A A A B B , C D D E E e 0.0 BSC. BSC - e A 0.00 BSC. BSC e B L N Rev. 0 / FN.
17 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Dual-In-Line Plastic Packages (PDIP) INDEX AREA BASE PLANE SEATING PLANE D B -C- -A- N N/ B D e D E NOTES:. Controlling Dimensions: IH. In case of conflict between English and Metric dimensions, the inch dimensions control.. Dimensioning and tolerancing per ANSI Y.M-.. Symbols are defined in the MO Series Symbol List in Section. of Publication No... Dimensions A, A and L are measured with the package seated in JEDEC seating plane gauge GS-.. D, D, and E dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.0 inch (0.mm).. E and e A are measured with the leads constrained to be perpendicular to datum -C-.. e B and e C are measured at the lead tips with the leads unconstrained. e C must be zero or greater.. B maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.0 inch (0.mm).. N is the maximum number of terminal positions.. Corner leads (, N, N/ and N/ ) for E., E., E., E., E. will have a B dimension of inch (0. -.mm). -B- A 0.0 (0.) M C A A L B S A e C E C L e A C e B E. (JEDEC MS-00-AF ISSUE D) LEAD NARROW BODY DUAL-IN-LINE PLASTIC PACKAGE IHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A A A B B C D D E E e 0.0 BSC. BSC - e A 0.00 BSC. BSC e B L N Rev. 0 / FN.
18 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Small Outline Plastic Packages (SOIC) N INDEX AREA e D B 0.(0.0) M C A M E -B- -A- -C- SEATING PLANE A B S H 0.(0.0) M B A 0.(0.00) NOTES:. Symbols are defined in the MO Series Symbol List in Section. of Publication Number.. Dimensioning and tolerancing per ANSI Y.M-.. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.mm (0.00 inch) per side.. Dimension E does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.mm (0.0 inch) per side.. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.. L is the length of terminal for soldering to a substrate.. N is the number of terminal positions.. Terminal numbers are shown for reference only.. The lead width B, as measured 0.mm (0.0 inch) or greater above the seating plane, shall not exceed a maximum value of 0.mm (0.0 inch). Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. L M h x C M. (JEDEC MS-0-AA ISSUE C) LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE IHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A A B C D E e 0.00 BSC. BSC - H h L N Rev. /0 FN.
19 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Package Outline Drawing M. LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE (SOIC) Rev, / INDEX AREA.0 (0.).0 (0.). (0.).00 (0.) DETAIL "A" TOP VIEW SEATING PLANE. (0.00) 0.0 (0.0).0 (0.).0 (0.). (0.). (0.0) 0. (0.0) 0. (0.0) x. (0.00) SIDE VIEW A 0.0 (0.0) 0. (0.00) 0. (0.00) 0. (0.0) 0. (0.0) 0. (0.00) 0 SIDE VIEW B. (0.0). (0.) NOTES:. Dimensioning and tolerancing per ANSI Y.M-.. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.mm (0.00 inch) per side.. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.mm (0.0 inch) per side.. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.. Terminal numbers are shown for reference only.. The lead width as measured 0.mm (0.0 inch) or greater above the seating plane, shall not exceed a maximum value of 0.mm (0.0 inch).. Controlling dimension: MILLIMETER. Converted inch dimensions in ( ) are not necessarily exact.. This outline conforms to JEDEC publication MS-0-AD ISSUE C.. (0.00) 0. (0.0) TYPICAL RECOMMENDED LAND PATTERN FN.
20 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Small Outline Plastic Packages (SOIC) N INDEX AREA D e B 0.(0.0) M C A M E -B- -A- -C- SEATING PLANE A B S H 0.(0.0) M B A a 0.(0.00) L M h x o C M. (JEDEC MS-0-AE ISSUE C) LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE IHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A A B C D E e 0.0 BSC. BSC - H h L N 0 o o 0 o o - Rev., / TYPICAL RECOMMENDED LAND PATTERN (.0mm) (.mm) (.mm TYP) (0.mm TYP) NOTES:. Symbols are defined in the MO Series Symbol List in Section. of Publication Number.. Dimensioning and tolerancing per ANSI Y.M-.. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.mm (0.00 inch) per side.. Dimension E does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.mm (0.0 inch) per side.. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.. L is the length of terminal for soldering to a substrate.. N is the number of terminal positions.. Terminal numbers are shown for reference only.. The lead width B, as measured 0.mm (0.0 inch) or greater above the seating plane, shall not exceed a maximum value of 0.mm (0.0 inch). Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. 0 FN.
21 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Shrink Small Outline Plastic Packages (SSOP) N INDEX AREA e D B 0.(0.0) M C A M E -B- -A- -C- SEATING PLANE A B S H 0.(0.0) M B A 0.(0.00) NOTES:. Symbols are defined in the MO Series Symbol List in Section. of Publication Number.. Dimensioning and tolerancing per ANSI Y.M-.. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.0mm (0.00 inch) per side.. Dimension E does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.0mm (0.00 inch) per side.. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.. L is the length of terminal for soldering to a substrate.. N is the number of terminal positions.. Terminal numbers are shown for reference only.. Dimension B does not include dambar protrusion. Allowable dambar protrusion shall be 0.mm (0.00 inch) total in excess of B dimension at maximum material condition.. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. GAUGE PLANE A M L C M.0 (JEDEC MO--AH ISSUE B) LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE IHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A A A B C D E e 0.0 BSC 0. BSC - H L N Rev. /0 FN.
22 HIN, HIN, HIN, HIN, HIN, HIN0, HIN Metric Plastic Quad Flatpack Packages (MQFP) D D -D- Q.x (JEDEC MS-0AB ISSUE B) LEAD METRIC PLASTIC QUAD FLATPACK PACKAGE IHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A A A- -B- A E E b b D D , e E E , PIN L N MIN 0 o MIN 0 o - o L o - o A A o - o M C 0./ /0.00 A A-B S D S b b SEATING PLANE -C BASE METAL WITH PLATING 0./ /0.00 -H- e 0.0 BSC 0.0 BSC - Rev. / NOTES:. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.. All dimensions and tolerances per ANSI Y.M-.. Dimensions D and E to be determined at seating plane -C-.. Dimensions D and E to be determined at datum plane -H-.. Dimensions D and E do not include mold protrusion. Allowable protrusion is 0.mm (0.0 inch) per side.. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall be 0.0mm (0.00 inch) total.. N is the number of terminal positions. All Intersil U.S. products are manufactured, assembled and tested utilizing ISO00 quality systems. Intersil Corporation s quality certifications can be viewed at Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see FN.
ICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.
ICL August V Powered, Dual RS Transmitter/Receiver Features Meets All RSC and V. Specifications Requires Only Single V Power Supply Onboard Voltage Doubler/Inverter Low Power Consumption Drivers ±V Output
More informationHI-200, HI-201. Features. Dual/Quad SPST, CMOS Analog Switches. Applications. Ordering Information. Functional Diagram FN3121.9
Data Sheet FN3121.9 Dual/Quad SPST, CMOS Analog Switches HI-200/HI-201 (dual/quad) are monolithic devices comprising independently selectable SPST switches which feature fast switching speeds (HI-200 240ns,
More informationICL7667. Dual Power MOSFET Driver. Features. Ordering Information. Applications. Pinout. Functional Diagram (Each Driver) FN2853.7
Data Sheet FN2853.7 Dual Power MOSFET Driver The is a dual monolithic high-speed driver designed to convert TTL level signals into high current outputs at voltages up to 5V. Its high speed and current
More informationISL6700. 80V/1.25A Peak, Medium Frequency, Low Cost, Half-Bridge Driver. Features. Ordering Information. Applications. Pinouts
ISL6700 Data Sheet FN9077.6 80V/1.25A Peak, Medium Frequency, Low Cost, Half-Bridge Driver The ISL6700 is an 80V/1.25A peak, medium frequency, low cost, half-bridge driver IC available in 8-lead SOIC and
More informationCA3420. Features. 0.5MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifier. Applications. Functional Diagram. Ordering Information
CA Data Sheet October, FN.9.MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifier The CA is an integrated circuit operational amplifier that combines PMOS transistors and bipolar transistors
More informationFeatures DISPLAY DECODING INPUT INTERFACING
Data Sheet FN3158.8 4-Digit, LCD Display Driver The device is a non-multiplexed four-digit seven-segment CMOS LCD display decoder-driver. This device is configured to drive conventional LCD displays by
More informationICL3221, ICL3222, ICL3223, ICL3232, ICL3241, ICL3243
ICL, ICL, ICL, ICL, ICL, ICL Data Sheet FN80. One Microamp Supply-Current, V to.v, 0kbps, RS- Transmitters/Receivers The Intersil ICLXX devices are.0v to.v powered RS- transmitters/receivers which meet
More information+5 V Powered RS-232/RS-422 Transceiver AD7306
a FEATURES RS- and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations APPLICATIONS
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Drivers/Receivers ADM222/ADM232A/ADM242
a FEATURES 200 kb/s Transmission Rate Small (0. F) Charge Pump Capacitors Single V Power Supply Meets All EIA-232-E and V.2 Specifications Two Drivers and Two Receivers On-Board DC-DC Converters V Output
More informationISL2110, ISL2111 8, 2012 FN6295.6 100V, 3A/4A
Data Sheet FN295. 00V, 3A/A Peak, High Frequency Half-Bridge Drivers The ISL20, ISL2 are 00V, high frequency, half-bridge N-Channel power MOSFET driver ICs. They are based on the popular P200, P20 half-bridge
More informationData Sheet January 2001. Features. Pinout. NUMBER OF BITS LINEARITY (INL, DNL) TEMP. RANGE ( o C) PACKAGE PKG. NO.
TM AD753, Data Sheet January 00 FN305. 8Bit, 0Bit Multiplying D/A Converters The AD753 and are monolithic, low cost, high performance, 8bit and 0bit accurate, multiplying digitaltoanalog converter (DAC),
More informationICL7660, ICL7660A. CMOS Voltage Converters. Features. Applications. Pinouts FN3072.7. Data Sheet October 10, 2005
ICL, ICLA Data Sheet October, FN. CMOS Voltage Converters The Intersil ICL and ICLA are monolithic CMOS power supply circuits which offer unique performance advantages over previously available devices.
More informationDG411, DG412, DG413. Monolithic Quad SPST, CMOS Analog Switches. Features. Applications FN3282.13. Data Sheet June 20, 2007
DG411, DG412, DG413 Data Sheet FN3282.13 Monolithic Quad SPST, MOS Analog Switches The DG411 series monolithic MOS analog switches are drop-in replacements for the popular DG211 and DG212 series devices.
More informationMC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit
Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit Description The MC10SX1190 is a differential receiver, differential transmitter specifically designed to drive coaxial cables. It incorporates
More informationLow Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM1385
Low Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM35 FEATURES 460 kbps data rate Specified at 3.3 V Meets EIA-232E specifications 0. μf charge pump capacitors Low power shutdown (ADM3222
More informationMM74HC14 Hex Inverting Schmitt Trigger
MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as
More information1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET
DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock
More informationCMOS Switched-Capacitor Voltage Converters ADM660/ADM8660
CMOS Switched-Capacitor Voltage Converters ADM66/ADM866 FEATURES ADM66: Inverts or Doubles Input Supply Voltage ADM866: Inverts Input Supply Voltage ma Output Current Shutdown Function (ADM866) 2.2 F or
More informationICL7660, ICL7660A. CMOS Voltage Converters. Features. itle L76, L76 A) bjec. ltag. nver s) utho ) eyw s tersi. Applications.
TM ICL, ICLA Data Sheet April 999 File Number. itle L, L A) bjec MO ltag nver s) utho ) eyw s tersi rpor on, arge mp, ltage nvert ltage uble ltage erte X, X, C, CMOS Voltage Converters The Intersil ICL
More informationHA-5104/883. Low Noise, High Performance, Quad Operational Amplifier. Features. Description. Applications. Ordering Information. Pinout.
HA5104/883 April 2002 Features This Circuit is Processed in Accordance to MILSTD 883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. Low Input Noise Voltage Density at 1kHz. 6nV/ Hz (Max)
More informationDG401, DG403. Monolithic CMOS Analog Switches. Features. Applications. Pinouts. Ordering Information FN3284.11. Data Sheet November 20, 2006
DG4, DG43 Data Sheet November 2, 26 FN3284. Monolithic MOS Analog Switches The DG4 and DG43 monolithic MOS analog switches have TTL and MOS compatible digital inputs. These switches feature low analog
More informationMC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B
MC4B Series BSuffix Series CMOS Gates MC4B, MC4B, MC4B, MC4B, MC4B, MC4B, MC4B, MC4B The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure
More informationDESCRIPTIO FEATURES APPLICATIO S TYPICAL APPLICATIO. LT1180A/LT1181A Low Power 5V RS232 Dual Driver/Receiver with 0.1µF Capacitors
FEATRES APPLICATIO S ESD Protection over ±kv ses Small Capacitors: kbaud Operation for R L = k, C L = pf kbaud Operation for R L = k, C L = pf Outputs Withstand ±V Without Damage CMOS Comparable Low Power:
More informationICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
More informationX9C102, X9C103, X9C104, X9C503
X9C102, X9C103, X9C104, X9C503 Data Sheet FN8222.3 Digitally Controlled Potentiometer (XDCP ) The X9C102, X9C103, X9C104, X9C503 are Intersils digitally controlled (XDCP) potentiometers. The device consists
More informationDG441, DG442. Monolithic, Quad SPST, CMOS Analog Switches. Features. Applications. Pinout FN3281.10. Data Sheet November 20, 2006
DG441, DG442 Data Sheet November 2, 26 FN3281.1 Monolithic, Quad SPST, MOS Analog Switches The DG441 and DG442 monolithic MOS analog switches are drop-in replacements for the popular DG21A and DG22 series
More informationData Sheet June 13, 2006. Features TEMP.
G48, G49 ata Sheet FN3283.8 Single 8-Channel/ifferential 4-Channel, CMOS Analog Multiplexers The G48 Single 8-Channel, and G49 ifferential 4-Channel monolithic CMOS analog multiplexers are drop-in replacements
More informationLast Time Buy. Deadline for receipt of LAST TIME BUY orders: April 30, 2011
Last Time Buy This part is in production but has been determined to be LAST TIME BUY. This classification indicates that the product is obsolete and notice has been given. Sale of this device is currently
More informationSPREAD SPECTRUM CLOCK GENERATOR. Features
DATASHEET ICS7152 Description The ICS7152-01, -02, -11, and -12 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
More informationFeatures. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND
DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/461-3113 FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 00 db typ 60 Hz: 00 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.00% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More informationPrecision, Unity-Gain Differential Amplifier AMP03
a FEATURES High CMRR: db Typ Low Nonlinearity:.% Max Low Distortion:.% Typ Wide Bandwidth: MHz Typ Fast Slew Rate: 9.5 V/ s Typ Fast Settling (.%): s Typ Low Cost APPLICATIONS Summing Amplifiers Instrumentation
More informationMC74HC132A. Quad 2-Input NAND Gate with Schmitt-Trigger Inputs. High Performance Silicon Gate CMOS
MC74HC32A Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High Performance Silicon Gate CMOS The MC74HC32A is identical in pinout to the LS32. The device inputs are compatible with standard CMOS outputs;
More informationISL9204. Features. High Input Voltage Charger. Applications. Ordering Information. Pinout. Data Sheet October 4, 2005 FN9207.0
ISL9204 Data Sheet FN9207.0 High Input Voltage Charger The ISL9204 is a cost-effective, fully integrated high input voltage single-cell Li-ion battery charger. This charger performs the CC/CV charge function
More informationDM74LS00 Quad 2-Input NAND Gate
DM74LS00 Quad 2-Input NAND Gate General Description This device contains four independent gates each of which performs the logic NAND function. Ordering Code: August 1986 Revised March 2000 Order Number
More informationCA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.
CA73, CA73C Data Sheet April 1999 File Number 788. Voltage Regulators Adjustable from V to 37V at Output Currents Up to 1mA without External Pass Transistors The CA73 and CA73C are silicon monolithic integrated
More informationCAT4101TV. 1 A Constant-Current LED Driver with PWM Dimming
A Constant-Current LED Driver with PWM Dimming Description The CAT4 is a constant current sink driving a string of high brightness LEDs up to A with very low dropout of.5 V at full load. It requires no
More informationIRS2004(S)PbF HALF-BRIDGE DRIVER. Features. Product Summary. Packages
Features Floating channel designed for bootstrap operation Fully operational to + V Tolerant to negative transient voltage, dv/dt immune Gate drive supply range from V to V Undervoltage lockout. V, V,
More informationICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
More informationMC14008B. 4-Bit Full Adder
4-Bit Full Adder The MC4008B 4bit full adder is constructed with MOS PChannel and NChannel enhancement mode devices in a single monolithic structure. This device consists of four full adders with fast
More informationICL7136. 31/2 Digit LCD, Low Power Display, A/D Converter with Overrange Recovery. Features. Ordering Information FN3086.6. Data Sheet July 21, 2005
ICL71 Data Sheet FN86.6 /2 Digit LCD, Low Power Display, A/D Converter with Overrange Recovery The Intersil ICL71 is a high performance, low power 3 1 / 2 digit, A/D converter. Included are seven segment
More informationDescription. Features. Applications
Description The PT2249A / PT2250A Series are infra-red remote control receivers utilizing CMOS Technology. Remote Control System can be constructed together with the PT2248 remote control encoder. The
More informationTYPICAL APPLICATION CIRCUIT. ORDER INFORMATION SOP-EP 8 pin A703EFT (Lead Free) A703EGT (Green)
www.addmtek.com 2 CHANNELS 150mA HIGH VOLTAGE ADJUSTABLE CURRENT REGULATOR DESCRIPTION A703 is a high voltage, adjustable constant current driver for LED applications. Two regulated current ports are designed
More informationDM74LS05 Hex Inverters with Open-Collector Outputs
Hex Inverters with Open-Collector Outputs General Description This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up
More informationHI-506, HI-507, HI-508, HI-509
HI-506, HI-507, HI-508, HI-509 Data Sheet FN3142.6 Single 16 and 8/Differential 8-Channel and 4-Channel CMOS nalog Multiplexers The HI-506/HI-507 and HI-508/HI-509 monolithic CMOS multiplexers each include
More information28V, 2A Buck Constant Current Switching Regulator for White LED
28V, 2A Buck Constant Current Switching Regulator for White LED FP7102 General Description The FP7102 is a PWM control buck converter designed to provide a simple, high efficiency solution for driving
More informationHigh and Low Side Driver
High and Low Side Driver Features Product Summary Floating channel designed for bootstrap operation Fully operational to 200V Tolerant to negative transient voltage, dv/dt immune Gate drive supply range
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationHow To Test A 3.3V Duo Power Supply On An Isl6506Bi (Ios) With A Power Supply (I386) And Power Supply Power Supply With A 5V Power Supply
NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc Multiple Linear Power Controller with ACPI Control Interface The
More informationICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
More informationLTC1443/LTC1444/LTC1445 Ultralow Power Quad Comparators with Reference. Features. Description. Applications. Typical Application
LTC/LTC/LTC Ultralow Power Quad Comparators with Reference Features n Ultralow Quiescent Current:.µA Max n Reference Output Drives.µF Capacitor n Adjustable Hysteresis (LTC/LTC) n Wide Supply Range Single:
More information3-Channel Supervisor IC for Power Supply
3-Channel Supervisor IC for Power Supply Features Over-voltage protection and lockout Under-voltage protection and lockout Open drain power good output signal Built-in 300mS delay for power good 38mS de-bounce
More informationNCT65. Remote Trip Point Temperature Sensor with Overtemperature Shutdown
Remote Trip Point Temperature Sensor with Overtemperature Shutdown Description The is a low power temperature monitor housed in an MSOP8 package. It monitors the temperature of a remote thermal diode.
More informationMP2259 1A, 16V, 1.4MHz Step-Down Converter
MP59 1A, 1V, 1.MHz Step-Down Converter TM The Future of Analog IC Technology DESCRIPTION The MP59 is a monolithic integrated stepdown switch mode converter with an internal power MOSFET. It achieves 1A
More informationDM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-01 Description The ICS650-01 is a low-cost, low-jitter, high-performance clock synthesizer for system peripheral applications. Using analog/digital Phase-Locked Loop (PLL) techniques,
More informationAAT4280 Slew Rate Controlled Load Switch
General Description Features SmartSwitch The AAT4280 SmartSwitch is a P-channel MOSFET power switch designed for high-side load switching applications. The P-channel MOSFET device has a typical R DS(ON)
More informationICL3221, ICL3222, ICL3223, ICL3232, ICL3241, ICL3243
ICL, ICL, ICL, ICL, ICL, ICL Data Sheet FN80. One icroamp Supply-Current, V to.v, 0kbps, RS- Transmitters/Receivers The Intersil ICLXX devices are.0v to.v powered RS- transmitters/receivers which meet
More informationCM2009. VGA Port Companion Circuit
VGA Port Companion Circuit Product Description The CM2009 connects between a video graphics controller embedded in a PC, graphics adapter card or set top box and the VGA or DVI I port connector. The CM2009
More informationMC74AC138, MC74ACT138. 1-of-8 Decoder/Demultiplexer
-of-8 Decoder/Demultiplexer The MC74AC38/74ACT38 is a high speed of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input
More informationDM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers
September 1986 Revised April 2000 DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers General Description These data selectors/multiplexers contain inverters and drivers to supply full
More informationCD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated
More informationMM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
More informationMC34063A, MC33063A, NCV33063A. 1.5 A, Step Up/Down/ Inverting Switching Regulators
MC3403A, MC3303A, NCV3303A. A, StepUp/Down/ Inverting Switching Regulators The MC3403A Series is a monolithic control circuit containing the primary functions required for DCtoDC converters. These devices
More informationMM74HC174 Hex D-Type Flip-Flops with Clear
Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,
More informationCS3341, CS3351, CS387. Alternator Voltage Regulator Darlington Driver
Alternator Voltage Regulator Darlington Driver The CS3341/3351/387 integral alternator regulator integrated circuit provides the voltage regulation for automotive, 3 phase alternators. It drives an external
More informationDM74LS151 1-of-8 Line Data Selector/Multiplexer
1-of-8 Line Data Selector/Multiplexer General Description This data selector/multiplexer contains full on-chip decoding to select the desired data source. The DM74LS151 selects one-of-eight data sources.
More informationLOW POWER SCHOTTKY. http://onsemi.com GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648 SOIC D SUFFIX CASE 751B
The SN74LS47 are Low Power Schottky BCD to 7-Segment Decoder/ Drivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving
More informationNTMS4920NR2G. Power MOSFET 30 V, 17 A, N Channel, SO 8 Features
NTMS9N Power MOSFET 3 V, 7 A, N Channel, SO Features Low R DS(on) to Minimize Conduction Losses Low Capacitance to Minimize Driver Losses Optimized Gate Charge to Minimize Switching Losses These Devices
More informationMADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.
Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound
More informationLM350. 3.0 A, Adjustable Output, Positive Voltage Regulator THREE TERMINAL ADJUSTABLE POSITIVE VOLTAGE REGULATOR
3. A, able Output, Positive Voltage Regulator The is an adjustable threeterminal positive voltage regulator capable of supplying in excess of 3. A over an output voltage range of 1.2 V to 33 V. This voltage
More informationCD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches
CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE
More informationIR2109(4) (S) HALF-BRIDGE DRIVER. Features. Product Summary. Packages. Description. Typical Connection
Data Sheet No. PD66-T Features Floating channel designed for bootstrap operation Fully operational to +6V Tolerant to negative transient voltage dv/dt immune Gate drive supply range from to V Undervoltage
More informationST202 5V POWERED MULTI-CHANNEL RS-232 DRIVERS AND RECEIVERS
5V POWERED MULTI-CHANNEL RS-232 DRIVERS AND RECEIVERS SUPPLY VOLTAGE RANGE: 4.5 TO 5.5V SUPPLY CURRENT NO LOAD (TYP): 1.5mA TRASMITTER OUTPUT VOLTAGE SWING (TYP): ± 9V TRANSITION SLEW RATE (TYP.): 12V/µs
More informationDM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
More informationIR2117(S)/IR2118(S) & (PbF)
Data Sheet No. PD14 Rev N IR2117(S)/IR211(S) & (PbF) Features Floating channel designed for bootstrap operation Fully operational to +V Tolerant to negative transient voltage dv/dt immune Gate drive supply
More informationSP490/491 Full Duplex RS-485 Transceivers
SP490/491 Full Duplex RS-485 Transceivers FEATURES +5V Only Low Power BiCMOS Driver/Receiver Enable (SP491) RS-485 and RS-422 Drivers/Receivers Pin Compatible with LTC490 and SN75179 (SP490) Pin Compatible
More informationDescription. For Fairchild s definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.
FSA2357 Low R ON 3:1 Analog Switch Features 10µA Maximum I CCT Current Over an Expanded Control Voltage Range: V IN=2.6V, V CC=4.5V On Capacitance (C ON): 70pF Typical 0.55Ω Typical On Resistance (R ON)
More informationFeatures. V PP IN V CC3 IN V CC5 IN (opt) EN0 EN1 MIC2562
MIC2562A /CardBus Socket Power Controller General Description The MIC2562A (Personal Computer Memory Card International Association) and CardBus power controller handles all PC Card slot power supply pins,
More informationLM393, LM393E, LM293, LM2903, LM2903E, LM2903V, NCV2903
, E, LM293, LM2903, LM2903E, LM2903V, NCV2903 Low Offset Voltage Dual Comparators The series are dual independent precision voltage comparators capable of single or split supply operation. These devices
More informationA I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units
V DS 2 V V GS Max ± 2 V R DSon) max @V GS = V) 24 m * PD - 9787A HEXFET Power MOSFET R DSon) max @V GS = 4.V) 4 m 6 Micro3 TM SOT-23) Applications) Load System Switch Features and Benefits Features Benefits
More informationDG2515, DG2516. 3-Ω, 235-MHz Bandwidth, Dual SPDT Analog Switch. Vishay Siliconix. Not for New Design. RoHS COMPLIANT DESCRIPTION FEATURES BENEFITS
Not for New Design DG, DG -Ω, -MHz Bandwidth, Dual SPDT Analog Switch DESCRIPTION The DG, DG are low-voltage dual single-pole/ double-throw monolithic CMOS analog switches. Designed to operate from.8 V
More informationMC33064DM 5 UNDERVOLTAGE SENSING CIRCUIT
Order this document by MC3464/D The MC3464 is an undervoltage sensing circuit specifically designed for use as a reset controller in microprocessor-based systems. It offers the designer an economical solution
More information.OPERATING SUPPLY VOLTAGE UP TO 46 V
L298 DUAL FULL-BRIDGE DRIVER.OPERATING SUPPLY VOLTAGE UP TO 46 V TOTAL DC CURRENT UP TO 4 A. LOW SATURATION VOLTAGE OVERTEMPERATURE PROTECTION LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V (HIGH NOISE IMMUNITY)
More informationMM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides
More informationMC14175B/D. Quad Type D Flip-Flop
Quad Type D Flip-Flop The MC475B quad type D flipflop is cotructed with MOS Pchannel and Nchannel enhancement mode devices in a single monolithic structure. Each of the four flipflops is positiveedge triggered
More informationMM74HC4538 Dual Retriggerable Monostable Multivibrator
MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature
More informationHow To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control
November 200 HI-010, HI-110 CMOS High oltage Display Driver GENERAL DESCRIPTION PIN CONFIGURATION (Top iew) The HI-010 & HI-110 high voltage display drivers are constructed of MOS P Channel and N Channel
More informationMADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.
Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over
More informationTS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:
Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)
More informationAP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)
Features General Description Wide supply Voltage range: 2.0V to 36V Single or dual supplies: ±1.0V to ±18V Very low supply current drain (0.4mA) independent of supply voltage Low input biasing current:
More informationDM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers
Dual 1-of-4 Line Data Selectors/Multiplexers General Description Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection
More informationISL8840A, ISL8841A, ISL8842A, ISL8843A, ISL8844A, ISL8845A
ISL8840A, ISL884A, ISL8842A, ISL8843A, ISL8844A, ISL8845A Data Sheet FN6320.3 High Performance Industry Standard Single-Ended Current Mode PWM Controller The ISL884xA is a high performance drop-in replacement
More informationCD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
More informationCLASS-D VERTICAL DEFLECTION AMPLIFIER FOR TV AND MONITOR APPLICATION OUT CFLY + CFLY - BOOT VREG FEEDCAP FREQ. July 2001 1/8
CLASS-D VERTICAL DEFLECTION AMPLIFIER FOR TV AND MONITOR APPLICATION FEATURES PRELIMINARY DATA HIGH EFFICIENCY POWER AMPLIFIER NO HEATSINK SPLIT SUPPLY INTERNAL FLYBACK GENERATOR OUTPUT CURRENT UP TO.5
More informationDM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with
More informationSTF203-15 THRU STF203-33
Description The STF03 is a combination EMI filter and line termination device with integrated diodes for use on upstream USB ports. It is constructed using a proprietary technology that allows passive
More informationUse and Application of Output Limiting Amplifiers (HFA1115, HFA1130, HFA1135)
Use and Application of Output Limiting Amplifiers (HFA111, HFA110, HFA11) Application Note November 1996 AN96 Introduction Amplifiers with internal voltage clamps, also known as limiting amplifiers, have
More informationA I DM. W/ C V GS Gate-to-Source Voltage ± 12. Thermal Resistance Symbol Parameter Typ. Max. Units
V DS 2 V V GS Max ±2 V * PD - 973A HEXFET Power MOSFET R DSon) max @V GS = 4.V) 2. m R DSon) max @V GS = 2.V) 27. m 6 Micro3 TM SOT-23) Applications) Load System Switch Features and Benefits Features Benefits
More information