# Logic Gates & Operational Characteristics

Save this PDF as:

Size: px
Start display at page:

## Transcription

1 Logic Gates & Operational Characteristics NOR Gate as a Universal Gate The NOR gate is also used as a Universal Gate as the NOR Gate can be used in a combination to perform the function of a AND, OR and NOT gates. 1. NOT Gate Implementation A NOT gate can be implemented using a NOR gate by connecting both the inputs of the NOR gate together. By connecting the two inputs together, the combinations with dissimilar inputs become redundant. The Function Table of the 2-input NOR Gate reduces to that of the NOT gate. Figure 6.1 Logical NOR Operation Inputs Output A B F Figure 6.1 Implementing a NOT Gate using a NOR gate 2. OR Gate Implementation A NOR Gate performs the OR-NOT function. Removing the NOT gate at the output of the NOR gate results in an OR gate. The effect of the NOT gate at the output of the NOR gate can be cancelled by connecting a NOT gate at the output of the NOR Gate. The two NOT gates cancel each other out. A NOT Gate implemented using a NOR gate (2) is connected to the output of a NOR gate (1). Figure 6.2. Figure 6.2 Implementing an OR Gate using two NOR gates 3. AND Gate Implementation An AND Gate can be implemented using a combination of three NOR gates. The implementation is based on the alternate symbolic representation of the AND gate. The AND gate is represented as an OR gate with bubbles at the inputs and outputs. Figure 5.. The two bubbles at the input can be replaced by two NOT gates (1) & (2) Virtual University of Pakistan Page 54

2 implemented using two NOR gates. If the two bubbles are removed from the two inputs, the OR gate with the bubble at the output represents a NOR gate (3). Figure 6.3 Figure 6.3 Implementing an OR Gate using three NOR gates NAND-NOR Universal Gates NAND and NOR gates are known as Universal Gates as they can be used to implement any of the three fundamental gates, AND, OR and NOT. The NAND Universal Gate can also be used to implement a NOR gate. Similarly, a NOR gate can be used to implement a NAND gate. 1. NAND gate Implementation using NOR gates The AND gate implementation using three NOR gates is shown in figure 6.3. A NAND gate implementation requires addition of an inverter (NOT) gate at the output. The NOT gate is implemented using a NOR gate. Figure 6.4. NOR gates 1, 2 and 3 implement the AND gate. NOR gate 4 implements the NOT gate connected at the output of the NAND gate. Figure 6.4 Implementing a NAND Gate using four NOR gates 2. NOR gate Implementation using NAND gates The OR gate implementation using three AND gates is shown in figure A NOR gate implementation requires addition of an inverter (NOT) gate at the output. The NOT gate is implemented using a NAND gate. Figure 6.5. NAND gates 1, 2 and 3 implement the OR gate. NAND gate 4 implements the NOT gate connected at the output of the NOR gate. Virtual University of Pakistan Page 55

3 Figure 6.5 Implementing a NOR Gate using four NAND gates NAND and NOR Gate Applications The output of a NAND is 0 when all inputs to the NAND gate are 1s. This property of the NAND gate can be used to activate an operation when any of the inputs to the NAND gate are deactivated. A NOR gate on the other hand generates an output of 1 when all inputs to NOR gate are deactivated. The output is deactivated when any input is activated. A warehouse is used to store industrial chemicals. Toxic fumes produced by the chemicals are removed from the ware house and dispersed in the atmosphere through three exhaust fans. The three exhaust fans should be continuously working to remove the dangerous toxic fumes. If any one or more fans fail an alarm should be activated to signal the failure of one or more exhaust fans. An electronic circuit connected to each fan generates a 1 to indicate a working fan. If the fan fails the circuit generates a 0 output. The outputs of the three fans are connected to the three inputs of a NAND gate. When all fans are working the input to the 3-input NAND gate is 1 and the corresponding output is a 0. When any one fan fails the output of NAND gate becomes 1 activating an alarm connected to the output of the NAND gate. Figure 6.6 Figure 6.6 A NAND gate based exhaust fan failure detection system A Washing Machine has three sensors to check for washing machine lid open, washing tub filled to minimum level and weight of cloths and water in the tub. If the lid of the Washing machine is open or the water is below the minimum level or the washing machine has been overloaded the appropriate sensor generates an output of 1. The outputs Virtual University of Pakistan Page 56

4 of the three sensors are connected to the inputs of a 3-input NOR gate. During the normal operation of the Washing Machine all the sensors output a 0. The corresponding output of the NOR gate is a 1. If an erroneous condition is detected by any one or more sensors, the corresponding sensor output(s) is set to 1, setting the NOR gate output to a 0. The NOR gate output is connected to the main switch which switches off the washing machine. Figure 6.7. Figure 6.7 A NOR gate based Washing Machine Controller Exclusive-OR and Exclusive-NOR Gates The XOR and XNOR gates are frequently used in Digital Logic. These two additional gates are used to detect dissimilar and similar inputs respectively. 1. Exclusive-OR Gate The Exclusive-OR Gate or XOR Gate performs a function that is equivalent to the combination of NOT, AND and OR gates. XOR gates are extensively used in digital applications; therefore XOR gates are available as basic components. Most commonly used XOR Gates have two inputs. The XOR gate is represented by symbol shown in figure 6.. Figure 6. Symbolic representation of XOR Gate The function performed by the XOR gate is represented by the Function Table for a two input XOR Gate. Figure 6.. The function table for a 3, 4 or multiple input XOR Gate is similar. The output of an XOR gate is 1 when the inputs are dissimilar and a 0 when all the inputs are the same. Virtual University of Pakistan Page 57

5 Logical XOR Operation Inputs Output A B F Figure 6. Function Table of an XOR Gate The expression describing the operation of the two inputs XOR Gate is F = A B. The is an XOR operator and the expression for multiple input XOR Gates is F = A B C... N, where N is the total number of inputs. The timing diagram of the two input XOR gate with the input varying over a period of 7 time intervals is shown in the diagram. Figure 6.. Figure 6. Timing diagram of operation of a XOR gate 2. Exclusive-NOR Gate The Exclusive-NOR Gate or XNOR Gate performs a function that is equivalent to the combination of NOT, AND and OR gates. XNOR gate is extensively used in digital applications; therefore XNOR gates are available as basic components. Most commonly used XNOR Gates have two inputs. The XNOR gate is represented by symbol shown in figure 6.. Figure 6. Symbolic representation of XNOR Gate Virtual University of Pakistan Page 5

6 The function performed by the XNOR Gate is represented by the Function Table for a two input XNOR Gate. Figure 6.. The function table for a 3, 4 or multiple input XNOR Gate is similar. The output of an XNOR gate is 1 when the all the inputs are same and a 0 when the inputs are dissimilar. Figure 6. Logical XNOR Operation Inputs Output A B F Function Table of an XNOR Gate The expression describing the operation of the two inputs XNOR Gate is F = A B. The expression for multiple input XNOR Gates is F = A B C... N, where N is the total number of inputs. The timing diagram of the two input XNOR gate with the input varying over a period of 7 time intervals is shown in the diagram. Figure 6.. Figure 6. Timing diagram of operation of a XNOR gate XOR and XNOR Gate Applications XOR and XNOR gates are used to detect dissimilar and similar inputs. This property of XOR and XNOR gates is used to detect odd and even number of 1s in a Parity Detection Circuit. Consider the three XOR gate logic circuit which is used to detect odd number of 1 s in a 4-bit binary input combination. Figure 6. Virtual University of Pakistan Page 5

7 A B C D Figure 6. XOR gate based Odd number of 1s detector A 4-bit binary number 0000 applied at the inputs A, B, C and D respectively of XOR gates 1 and 2. The output of XOR Gates 1 and 2 is 0 and 0. The output of XOR gate 3 is also zero. Similarly, a binary number 00 applied at the inputs A, B, C and D respectively. The output of XOR gate 1 with inputs 00 is 0. The output of XOR gate 2 with inputs is 0. The output of gate 3 is 0. Thus the output indicates that the binary number 00 does not have odd number of 1 s. Consider the binary number applied at the inputs A, B, C and D respectively. The output of XOR gate 1 with inputs is 1. The output of XOR gate 2 with inputs is 0. The output of gate 3 is 1. Thus the output indicates that the binary number has odd number of 1 s The logic circuit based on two XOR and a single XNOR gate which is used to detect even number of 1 s in a 4-bit binary input combination. Figure 6.15 A B C D Figure 6.15 XOR-XNOR gate based Even number of 1s detector A 4-bit binary number 0000 applied at the inputs A, B, C and D respectively of XOR gates 1 and 2. The output of XOR Gates 1 and 2 is 0 and 0. The output of XNOR gate 3 is a 1. Similarly, a binary number 00 applied at the inputs A, B, C and D respectively. The output of XOR gate 1 with inputs 00 is 0. The output of XOR gate 2 with inputs is 0. The output of XNOR gate 3 is also a 1. Thus the output indicates that the binary number 00 has even number of 1 s. Consider the binary number applied at the inputs A, B, C and D respectively. The output of XOR gate 1 with inputs is 1. The output of XOR gate 2 with inputs is 0. The output of XNOR gate 3 is 0 because of dissimilar inputs. Thus the output indicates that the binary number does not have even number of 1 s. Virtual University of Pakistan Page 60

8 Digital Circuits and Operational Characteristics The Logic Gates discussed provide the basic building blocks for implementing the large digital systems. The logic gates discussed so far has been described in terms of the functions they perform. Practical implementation of digital systems by using the logic gates in combination requires some additional information. For example, theoretically the output of an Inverter can be connected to the inputs of an unlimited number of AND Gates. However, the practical limitation to the circuit shown is that the total current sourced by the Inverter is distributed amongst the AND Gates. The Inverter is not able to provide the total current required by the ten AND gates. The current sunk by each AND gate is not enough to drive the AND gate circuitry thus its behavior is unpredictable resulting in unpredictable behavior of the system. The binary 1 and 0 are represented by +5V and 0 V. What if the output of an AND Gate is +3 V? Does this output voltage level represent a binary 1 or 0? If the output of the AND Gate is connected to the input of an Inverter, what would be the response of the Inverter? Another important aspect is the frequency of the input signal. Electronic circuits operate at certain frequencies. If the frequency of the input signal increases beyond the operational specification of the circuit, the circuit will not be able to respond fast enough resulting in unpredictable behavior. Digital circuits that depend upon battery for their power should consume low power to allow the device to function for longer periods of time before replacing or recharging the battery. Thus the digital system should be implemented keeping in view the power requirements of the application. TTL/CMOS NOT Gate Operation Logic Gates are implemented using transistors. These transistors are connected in various combinations to form a switching circuit. The transistor itself is configured to work like a switch. On the application of a bias voltage the transistor is switched on and by removing the bias voltage the transistor is turned off. Different technologies are used to manufacture the Logic Gates based on the transistors. The performance or the Operational characteristics of a Logic Gate are determined by the transistors and the technologies used to implement the switching transistors. Certain technologies allow transistor and thereby the Logic Gates to operate at high frequencies. Other technologies allow transistors to operate with low voltages, consuming minimal power, similarly certain other implementation technologies allow very dense logic circuits to be manufactured. The Inversion function of the NOT gate is performed by the switching circuit shown in figure The Bipolar Junction Transistor (BJT) based NOT shown on the left is switched on when a Voltage is applied at the base of the BJT. The transistor when switched on short circuits the V CC, the output voltage is therefore 0 volts. When the BJT base pin is connected to 0 volts, the transistor is switched off. The V o/p is at potential V CC = 5 Volts. The actual implementation is different. Virtual University of Pakistan Page 61

9 Figure 6.16 BJT & CMOS based NOT Gate Implementation The CMOS based implementation, shown on the right, uses a P-type and a N-type MOSFETs. When the input is connected to +V, the P-type MOSFET is switched off and the N-type MOSFET is switched on. The V o/p is at ground potential. When the input is connected to ground, the P-type and N-type MOSFETs are switched on and off respectively. The V o/p is at potential V DD = 5 Volts. Integrated Circuit Technologies The practical implementation of the Logic gates is through the Integrated Circuits (IC) technologies. The logic gates implemented through these technologies are available to be connected and practical implementation of a digital circuit. Different types of Integrated Circuit technologies are used to implement the digital circuits. These technologies differ in terms of the circuit density, power consumptions, frequency response etc. CMOS: Complementary Metal-Oxide Semiconductor The most extensively used technology, characterized by low power consumption, switching speed which is slower but comparable to TTL. Has higher chip density than TTL. Due to high input impedance is easily damaged due to accumulated static charge TTL: Transistor-Transistor Logic Extensively used technology, characterized by fast switching speed and high power consumption Offers a wide variety of gates, devices, arithmetic units etc. ECL: Emitter-Coupled Logic Used in specialized applications where switching speed is of prime importance such as high speed transmission, high speed memories and high speed arithmetic units. PMOS: p-channel and NMOS: n-channel MOS transistor Virtual University of Pakistan Page 62

10 PMOS and NMOS technologies are used in LSI requiring high chip density. Large memories and microprocessors are implemented using these technologies These ICs have very low power consumption. E 2 CMOS: a combination of CMOS and NMOS technologies Used to implement Programmable Logic Devices Types of IC Logic Gates The most common form of logic Gate ICs are listed. To identify and use the Integrated Circuits or ICs in implementing logic circuits, some sort of identification code has to be used which is printed on the IC package. Logic Gates are identified by the codes. The prefix 74 is used to identify a commercial version of the device from the military version device identified by the prefix 54. Military versions are designed to withstand harsh and severe environmental conditions. The XX part of the code identifies the switching speed of the gate. o 74XX00 Quad 2-input NAND Gate o 74XX02 Quad 2-input NOR Gate o 74XX04 Hex Inverter o 74XX0 Quad 2-input AND Gate o 74XX Triple 3-input NAND Gate o 74XX Triple 3-input AND Gate o 74XX20 Dual 4-input NAND Gate o 74XX21 Dual 2-input AND Gate o 74XX27 Triple 3-input NOR Gate o 74XX30 Single -input NAND Gate o 74XX32 Quad 2-input OR Gate o 74XX6 Quad 2-input XOR Gate o 74XX3 Single -input NAND Gate The Integrated Circuit packages of the seven gates that have been discussed so far are shown. Figure The 740 -pin chip has 4 or Quad, 2-input AND gates. The input pins and the output pins of each of the four gates are shown. To use any one or all four gates the appropriate pins are connected. Pins 7 and are connected to ground and Supply voltage respectively. The pin IC package has 4 or Quad, 2-input OR Gates. Connections to the OR gates are identical to those of the 740 AND gate IC. The pin chip has 6 or hex, inverters. The input and output connections of each of the 6 NOT gates are shown. Pins 7 and are used for ground and supply voltage respectively. The 7400, Quad, 2-input NAND Gate IC, the 7402, Quad, 2-input NOR Gate IC, the 746, Quad, 2-input XOR Gate IC and the 74266, Quad, 2-input XNOR Gate IC are similar. Virtual University of Pakistan Page 63

11 7400 Four 2-Input NAND Gate 7402 Four 2-Input NOR Gate 7404 Hex Inverters 740 Four 2-Input AND Gate 7432 Four 2-Input OR Gate 746 Four 2-Input XOR Gate Four 2-Input XNOR Gate Figure 6.17 Commonly used Integrated Circuit Logic Gates Virtual University of Pakistan Page 64

12 Performance Characteristics and Parameters A number of performance characteristics and parameters determine the suitability of a particular IC technology for a particular application. The important parameters that are considered whilst designing Digital Logic Circuits are mentioned briefly. DC Supply Voltage: o The supply voltage at which the Gate operates Noise Margin: o The maximum and minimum voltages that represent binary 0 and 1 respectively. These voltage ranges determine the suitability of a gate to work in noisy environments. Power Dissipation: o Gates consume power during their operation. The power dissipation varies with the frequency at which these gates operate. Frequency Response and Propagation Delay: o Gates do not instantaneously switch to a new output state after the inputs are changed. The delay between the input and output limits the frequency at which the inputs to a logic gate can be changed and the logic circuit can operate. Fan-Out: o The number of gates that can be connected to the output of a single gate. Virtual University of Pakistan Page 65

### Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Introduction Gates & Boolean lgebra Boolean algebra: named after mathematician George Boole (85 864). 2-valued algebra. digital circuit can have one of 2 values. Signal between and volt =, between 4 and

### Digital Circuits. Frequently Asked Questions

Digital Circuits Frequently Asked Questions Module 1: Digital & Analog Signals 1. What is a signal? Signals carry information and are defined as any physical quantity that varies with time, space, or any

### Analog & Digital Electronics Course No: PH-218

Analog & Digital Electronics Course No: PH-218 Lec-28: Logic Gates & Family Course Instructor: Dr. A. P. VAJPEYI Department of Physics, Indian Institute of Technology Guwahati, India 1 Digital Logic Gates

### ELEC 2210 - EXPERIMENT 1 Basic Digital Logic Circuits

Objectives ELEC - EXPERIMENT Basic Digital Logic Circuits The experiments in this laboratory exercise will provide an introduction to digital electronic circuits. You will learn how to use the IDL-00 Bit

### Computer Systems Lab 1. Basic Logic Gates

Computer Systems Lab Basic Logic Gates Object To investigate the properties of the various types of logic gates, and construct some useful combinations of these gates. Parts () 700 Quad -input NAND gate

### Logic Design. Implementation Technology

Logic Design Implementation Technology Outline Implementation of logic gates using transistors Programmable logic devices Complex Programmable Logic Devices (CPLD) Field Programmable Gate Arrays (FPGA)

### Chapter 02 Logic Design with MOSFETs

Introduction to VLSI Circuits and Systems 路 論 Chapter 02 Logic Design with MOSFETs Dept. of Electronic Engineering National Chin-Yi University of Technology Fall 2007 Outline The Fundamental MOSFETs Ideal

### Chapter 10 Advanced CMOS Circuits

Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pull-up inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in

### Review of Gates in Digital Electronics

pp. 22-26 Krishi Sanskriti Publications http://www.krishisanskriti.org/areee.html Review of Gates in Digital Electronics Divya Aggarwal Student, Department of Physics, University of Delhi Abstract: Digital

### BIPOLAR JUNCTION TRANSISTORS (BJTS)

BIPOLAR JUNCTION TRANSISTORS (BJTS) With an electrical current applied to the center layer (called the base), electrons will move from the N-type side to the P-type side. The initial small trickle acts

### Unit 2. Electronic circuits and logic families

Unit 2. Electronic circuits and logic families Digital Electronic Circuits (Circuitos Electrónicos Digitales) E.T.S.. nformática Universidad de Sevilla Sept. 23 Jorge Juan 223 You are

### CMOS Digital Circuits

CMOS Digital Circuits Types of Digital Circuits Combinational The value of the outputs at any time t depends only on the combination of the values applied at the inputs at time t (the system has no memory)

### C H A P T E R 14. CMOS Digital Logic Circuits

C H A P T E R 14 CMOS Digital Logic Circuits Introduction CMOS is by far the most popular technology for the implementation of digital systems. The small size, ease of fabrication, and low power consumption

### Module 3 Digital Gates and Combinational Logic

Introduction to Digital Electronics, Module 3: Digital Gates and Combinational Logic 1 Module 3 Digital Gates and Combinational Logic INTRODUCTION: The principles behind digital electronics were developed

### Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block

### Chapter 8. O.C., Tristate AND TRISTATE GATES

Chapter 8 O.C., Tristate AND TRISTATE GATES Lesson 3 Tristate Gate Outline Tristate gate circuit Tristate gate features Tristate gate applications Definition Tristate means a state of logic other than

### Index i xi xv xxvi. Abstract List of Tables List of Figures Glossary. Page.No CHAPTER 1 INTRODUCTION

iv Abstract List of Tables List of Figures Glossary Index i xi xv xxvi CHAPTER 1 INTRODUCTION 1.1 Introduction 1.2 Formulation of the problem 1.3 Objectives 1.4 Methodology 1.5 Contribution of the Thesis

### Introduction. Digital Logic Design 1. Simplifying Logic Circuits. Sum-of-Products Form. Algebraic Simplification

2007 Introduction BK TP.HCM Tran Ngoc Thinh HCMC University of Technology http://www.cse.hcmut.edu.vn/~tnthinh Basic logic gate functions will be combined in combinational logic circuits. Simplification

### ECE124 Digital Circuits and Systems Page 1

ECE124 Digital Circuits and Systems Page 1 Chip level timing Have discussed some issues related to timing analysis. Talked briefly about longest combinational path for a combinational circuit. Talked briefly

### Lecture #5 Basics of Digital Logic Design

Spring 2015 Benha University Faculty of Engineering at Shoubra ECE-291 Electronic Engineering Lecture #5 Basics of Digital Logic Design Instructor: Dr. Ahmad El-Banna 1 Agenda Basic Concepts Logic Gates

### ! Logically, each transistor acts as a switch! Combined to implement logic functions (gates) n AND, OR, NOT

Computing Layers Chapter 3 Digital Logic Structures Problems Algorithms Language Instruction Set Architecture Microarchitecture Original slides from Gregory Byrd, North Carolina State University Modified

### Basic Logic Circuits

Basic Logic Circuits Required knowledge Measurement of static characteristics of nonlinear circuits. Measurement of current consumption. Measurement of dynamic properties of electrical circuits. Definitions

### Pass-Transistor Logic. Topics. NMOS-Only Logic. Pass-Transistor Logic. Resistance of Transmission Gate. Pass-Transistor Logic.

Topics Transmission Gate Pass-transistor Logic 3 March 2009 1 3 March 2009 2 NMOS-Only Logic Example: AND Gate 3 March 2009 3 3 March 2009 4 Resistance of Transmission Gate XOR 3 March 2009 5 3 March 2009

### ECE Digital Logic Design. Laboratory Manual

ECE 1315 Digital Logic Design Laboratory Manual Guide to Assembling your Circuits Dr. Fernando Ríos-Gutiérrez Dr. Rocio Alba-Flores Dr. Chris Carroll Department of Electrical and Computer Engineering University

### Experiment No. 10 DIGITAL CIRCUIT DESIGN

Experiment No. 10 DIGITAL CIRCUIT DESIGN 1. Objective: The objective of this experiment is to study three fundamental digital circuits. These three circuits form the basis of all other digital circuits,

### Unit: 1 Binary Systems and Logic Circuits

Unit: 1 Binary Systems and Logic Circuits 1.1 INTRODUCTION: Electronic systems usually deal with information. Representation of information is called a signal. Signal in electronics is generally in form

### Layout Design and Simulation of CMOS Multiplexer

23 Layout and Simulation of CMOS Multiplexer Priti Gupta Electronics & Communication department National Institute of Teacher s Training and Research Chandigarh Rajesh Mehra Electronics & Communication

### Contents. Chapter 5 Implementation Technologies Page 1 of 29

Chapter 5 Implementation Technologies Page of 29 Contents Implementation Technologies...2 5. Physical bstraction...3 5.2 Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)...4 5.3 CMOS Logic...5

### 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one

### NMOS Digital Circuits. Introduction Static NMOS circuits Dynamic NMOS circuits

NMOS Digital Circuits Introduction Static NMOS circuits Dynamic NMOS circuits Introduction PMOS and NMOS families are based on MOS transistors with induced channel of p, respectively n NMOS circuits mostly

### UNIT - II LOGIC GATES AND GATES CLASSIFICATION

UNIT - II Logic Gates: Gates Classifications: Basic Gates (AND, OR, NOT), Universal Gates (NAND, NOR), Exclusive Gates (XOR, XNOR)(except circuit diagram) Logic Symbols, Logic Operators, Logical expression

VIDYARTHIPLUS - Anna University Students Online Community CS-6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN TWO MARKS II-SEMESTER ANNA UNIVERSITY REGULATIONS 2013 UNIT I BOOLEAN ALGEBRA AND LOGIC GATES 1. Define

### Lab 3. Transistor and Logic Gates

Lab 3. Transistor and Logic Gates Laboratory Instruction Today you will learn how to use a transistor to amplify a small AC signal as well as using it as a switch to construct digital logic circuits. Introduction

### DC Noise Immunity of CMOS Logic Gates

DC Noise Immunity of CMOS Logic Gates Introduction The immunity of a CMOS logic gate to noise signals is a function of many variables, such as individual chip differences, fan-in and fan-out, stray inductance

Advanced Schottky Family SDAA010 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and

### Basic CMOS concepts. Computer Design and Technology Assignment 2

Basic CMOS concepts We will now see the use of transistor for designing logic gates. Further down in the course we will use the same transistors to design other blocks (such as flip-flops or memories)

### Content Map For Career & Technology

Content Strand: Applied Academics CT-ET1-1 analysis of electronic A. Fractions and decimals B. Powers of 10 and engineering notation C. Formula based problem solutions D. Powers and roots E. Linear equations

### CMOS, the Ideal Logic Family

CMOS, the Ideal Logic Family INTRODUCTION Let s talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have

### BiCMOS Logic Gates. University of Connecticut 224

BiCMOS Logic Gates University of Connecticut 224 BiCMOS - Best of Both Worlds? CMOS circuitry exhibits very low power dissipation, but Bipolar logic achieves higher speed and current drive capability.

### Electronic Design Automation Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Electronic Design Automation Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture - 10 Synthesis: Part 3 I have talked about two-level

### Combinational Logic Building Blocks and Bus Structure

Combinational Logic Building Blocks and Bus Structure ECE 5A Winter 0 Reading Assignment Brown and Vranesic Implementation Technology.8 Practical Aspects.8.7 Passing s and 0s Through Transistor Switches.8.8

### Secondary Logic Functions: NAND/NOR/XOR/XNOR/Buffer

OpenStax-CNX module: m46620 1 Secondary Logic Functions: NAND/NOR/XOR/XNOR/Buffer George Self This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 3.0 Abstract

### Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Introduction to Transistor-Level Logic Circuits Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed state

### Enhancement Mode MOSFET Circuits

Engineering Sciences 154 Laboratory Assignment 4 Enhancement Mode MOSFET Circuits Note: This is quite a long, but very important laboratory assignment. Take enough time - at least two laboratory sessions

### 14:332:231 DIGITAL LOGIC DESIGN. Multiplexers (Data Selectors)

4:: DIGITAL LOGIC DESIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering Fall Lecture #: Multiplexers, Exclusive OR Gates, and Parity Circuits Multiplexers (Data Selectors) A multiplexer

### l What have discussed up until now & why: l C Programming language l More low-level then Java. l Better idea about what s really going on.

CS211 Computer Architecture l Topics Digital Logic l Transistors (Design & Types) l Logic Gates l Combinational Circuits l K-Maps Class Checkpoint l What have discussed up until now & why: l C Programming

### DESCRIPTION AND ANALYSIS OF GATE NETWORKS

DESCRIPTION AND ANALYSIS OF GATE NETWORKS 1 GATE NETWORKS SETS OF GATES: (AND OR NOT), NAND NOR XOR ANALYSIS AND DESCRIPTION OF GATE NETWORKS 2 Combinational system Combinational module Combinational module

### Digital Logic Circuits

Digital Logic Circuits Digital describes any system based on discontinuous data or events. Typically digital is computer data or electronic sampling of an analog signal. Computers are digital machines

### NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

CHAPTER 4 THE ADDER The adder is one of the most critical components of a processor, as it is used in the Arithmetic Logic Unit (ALU), in the floating-point unit and for address generation in case of cache

CMOS Binary Full Adder A Survey of Possible Implementations Group : Eren Turgay Aaron Daniels Michael Bacelieri William Berry - - Table of Contents Key Terminology...- - Introduction...- 3 - Design Architectures...-

### Design of carry save adder using transmission gate logic

ABSTRACT NOVATEUR PUBLICATIONS Design of carry save adder using transmission gate logic J.Princy Joice Dept of ECE/Sathyabama University, Chennai/Tamilnadu/India M.Anitha Dept of ECE/Sathyabama University,

### MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

### Programming Logic controllers

Programming Logic controllers Programmable Logic Controller (PLC) is a microprocessor based system that uses programmable memory to store instructions and implement functions such as logic, sequencing,

### EGR 278 Digital Logic Lab File: N278L2A Lab # 2 Characteristics of Logic Gates

EGR 278 Digital Logic Lab File: N278L2A Lab # 2 Characteristics of Logic Gates A. Objectives The objectives of this laboratory are: to investigate various logic gate characteristics, including voltage

### Upon completion of unit 1.1, students will be able to

Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal

### Chapter 6 DIFFERENT TYPES OF LOGIC GATES

Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 2 Characteristics of a Gate Ch06L2-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Fan Out Outline Propagation Delay Wired Logic (Wired

### Part 2: Operational Amplifiers

Part 2: Operational Amplifiers An operational amplifier is a very high gain amplifier. Op amps can be used in many different ways. Two of the most common uses are a) as comparators b) as amplifiers (either

### DIGITAL SYSTEM DESIGN LAB

EXPERIMENT NO: 7 STUDY OF FLIP FLOPS USING GATES AND IC S AIM: To verify various flip-flops like D, T, and JK. APPARATUS REQUIRED: Power supply, Digital Trainer kit, Connecting wires, Patch Chords, IC

### EC312 Lesson 1: Transistors

EC312 Lesson 1: Transistors Objectives: a) Define the term transistor and give a brief description of its construction and operation. b) Identify two different types of transistors by their symbology and

### CpE358/CS381. Switching Theory and Logical Design. Class 4

Switching Theory and Logical Design Class 4 1-122 Today Fundamental concepts of digital systems (Mano Chapter 1) Binary codes, number systems, and arithmetic (Ch 1) Boolean algebra (Ch 2) Simplification

### Electronic Troubleshooting. Chapter 10 Digital Circuits

Electronic Troubleshooting Chapter 10 Digital Circuits Digital Circuits Key Aspects Logic Gates Inverters NAND Gates Specialized Test Equipment MOS Circuits Flip-Flops and Counters Logic Gates Characteristics

### ANALOG & DIGITAL ELECTRONICS

ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH-218 3-1-0-8 Dr. A.P. Vajpeyi E-mail: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,

### 3. Implementing Logic in CMOS

3. Implementing Logic in CMOS 3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 26 August 3, 26 ECE Department,

### Number System. Lesson: Number System. Lesson Developer: Dr. Nirmmi Singh. College/ Department: S.G.T.B Khalsa College, University of.

Lesson: Number System Lesson Developer: Dr. Nirmmi Singh College/ Department: S.G.T.B Khalsa College, University of Delhi 1 NUMBER SYSTEM Table of contents Chapter 1: Number System 1.1 Learning outcomes

### Diode-Transistor Logic (DTL) University of Connecticut 56

Diode-Transistor Logic (DTL) University of Connecticut 56 Diode Logic AND GATE OR GATE Diode Logic suffers from voltage degradation from one stage to the next. Diode Logic only permits the OR and AND functions.

### Figures from CMOS Circuit Design, Layout, and Simulation, Second Edition By R. Jacob Baker, Copyright Wiley-IEEE. V in

y R. Jacob aker, opyright Wiley-IEEE M3 M4 M2 M1 ircuit used to determine transfer curves (a) Schematic of a NND gate V in V out V out V in M4 M3 M1 M2 + + (b) Schematic of a NOR gate Figure 12.1 NND and

### 3. Implementing Logic in CMOS

3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2016 August 31, 2016 ECE Department, University of Texas

### EXPERIMENT 3: TTL AND CMOS CHARACTERISTICS

EXPERIMENT 3: TTL AND CMOS CHARACTERISTICS PURPOSE Logic gates are classified not only by their logical functions, but also by their logical families. In any implementation of a digital system, an understanding

### inputs output Complementary CMOS Comlementary CMOS Logic Gates: nmos pull-down network pmos pull-up network Static CMOS

Complementary CMOS Comlementary CMOS Logic Gates: nmos pull-down network pmos pull-up network Static CMOS inputs pmos pull-up network nmos pull-down network output Pull-up O Pull-up ON Pull-down O Z (float)

### Semiconductor Memories

Chapter 8 Semiconductor Memories (based on Kang, Leblebici. CMOS Digital Integrated Circuits 8.1 General concepts Data storage capacity available on a single integrated circuit grows exponentially being

### CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated

### 2 1 Implementation using NAND gates: We can write the XOR logical expression A B + A B using double negation as

Chapter 2 Digital Logic asics 2 Implementation using NND gates: We can write the XOR logical expression + using double negation as + = + = From this logical expression, we can derive the following NND

### POWER AND AREA EFFICIENT DESIGN OF COUNTER FOR LOW POWER VLSI SYSTEM

Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 2, Issue. 6, June 2013, pg.435

### Field-Effect (FET) transistors

Field-Effect (FET) transistors References: Barbow (Chapter 8), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and, therefore, its current-carrying

### Chapter 2 Digital Components. Section 2.1 Integrated Circuits

Chapter 2 Digital Components Section 2.1 Integrated Circuits An integrated circuit (IC) is a small silicon semiconductor crystal, called a chip, containing the electronic components for the digital gates

### 1002 Logic gates and Transistors Peter Rounce - room 6.18

1002 Logic gates and Transistors Peter Rounce - room 6.18 p.rounce@cs.ucl.ac.uk 14/12/2006 1001 Logic Gates & Transistors 1 Materials Metals - an electron is released by each metal atom to form electron

### The NOT Gate The NOT gate outputs a logical 0 if its input is a logical 1 and outputs a 1 if its input is a 0. The symbol is given.

Gates and Flip-Flops Pádraig Ó Conbhuí 08531749 SF WED Abstract This experiment was carried out to construct (with the exception of the AND and NOT gates) and investigate the outputs of AND, NAND, OR,

### Chapter 4. Gates and Circuits. Chapter Goals. Chapter Goals. Computers and Electricity. Computers and Electricity. Gates

Chapter Goals Chapter 4 Gates and Circuits Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the

### DESIGN AND PERFORMANCE ANALYSIS OF CMOS FULL ADDER WITH 14 TRANSISTOR

DESIGN AND PERFORMANCE ANALYSIS OF CMOS FULL ADDER WITH 14 TRANSISTOR 1 Ruchika Sharma, 2 Rajesh Mehra 1 ME student, NITTTR, Chandigarh,India 2 Associate Professor, NITTTR, Chandigarh,India 1 just_ruchika016@yahoo.co.in

### (Refer Slide Time 6:09)

Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture 3 Combinational Logic Basics We defined digital signal as a signal which

### GDI Technique : A Power-Efficient Method for Digital Circuits

GDI Technique : A Power-Efficient Method for Digital Circuits Kunal & Nidhi Kedia Department of Electronics & Telecommunication Engineering, Synergy Institute of Engineering & Technology, Dhenkanal, Odisha

### Dynamic Combinational Circuits

Dynamic Combinational Circuits Dynamic circuits Charge sharing, charge redistribution Domino logic np-cmos (zipper CMOS) James Morizio 1 Dynamic Logic Dynamic gates use a clocked pmos pullup Two modes:

### Gates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251

Gates J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, T 77251 1. The Evolution of Electronic Digital Devices...1 2. Logical Operations and the Behavior of Gates...2

### ELG3331: Lab 3 Digital Logic Circuits

ELG3331: Lab 3 Digital Logic Circuits What does Digital Means? Digital describes any system based on discontinuous data or events. Typically digital is computer data or electronic sampling of an analog

### Gates, Circuits, and Boolean Algebra

Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks

### ELEC2200 Digital Circuits and Systems Fall 2016 Instructor: Levent Yobas

Lecture 3b 1 ELEC2200 Digital Circuits and Systems Fall 2016 Instructor: Levent Yobas Lecture 3b Gate Level Implementation Lecture 3b 2 Lecture Overview Implementations Using AND-OR, OR- AND Using NAND-NAND,

### 1.10 (a) Effects of logic gates AND, OR, NOT on binary signals in a processor

Chapter 1.10 Logic Gates 1.10 (a) Effects of logic gates AND, OR, NOT on binary signals in a processor Microprocessors are the central hardware that runs computers. There are several components that make

### Ultra Low Power Logic Gates

Website: www.ijetae.com (ISSN 225-2459, ISO 91:8 Certified Journal, Volume 3, Issue 7, July 213) Abstract In this wk, implementation of all the basic logic gates is presented using 18nm CMOS technology

Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up

### Field effect transistors

Field effect transistors Junction FETs Metal-Oxide Semiconductor FETs type N type P enhancement depletion type N type P type N type P Slide 1 Junction field effect transistor - JFET Construction and circuits

### Field-Effect (FET) transistors

Field-Effect (FET) transistors References: Hayes & Horowitz (pp 142-162 and 244-266), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and,

### Comparison of power consumption of 4-bit binary counters with various state encodings including gray and one-hot codes

1 Comparison of power consumption of 4-bit binary counters with various state encodings including gray and one-hot codes Varun Akula, Graduate Student, Auburn University, Dr. Vishwani D. Agrawal, James

### MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

### This representation is compared to a binary representation of a number with N bits.

Chapter 11 Analog-Digital Conversion One of the common functions that are performed on signals is to convert the voltage into a digital representation. The converse function, digital-analog is also common.

### CMOS Power Consumption

CMOS Power Consumption Lecture 13 18-322 Fall 2003 Textbook: [Sections 5.5 5.6 6.2 (p. 257-263) 11.7.1 ] Overview Low-power design Motivation Sources of power dissipation in CMOS Power modeling Optimization

### Basics, Types and Applications of Transistors

Basics, Types and Applications of Transistors Introduction to Transistors: The transistor was initially developed at Bell Laboratories in the year 1948. Transistors are a kind of switch and can be applied

### FORDHAM UNIVERSITY CISC 3593. Dept. of Computer and Info. Science Spring, 2011. Lab 2. The Full-Adder

FORDHAM UNIVERSITY CISC 3593 Fordham College Lincoln Center Computer Organization Dept. of Computer and Info. Science Spring, 2011 Lab 2 The Full-Adder 1 Introduction In this lab, the student will construct

### NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential