Optimization of a Piezoelectric Crystal Driver Stage using System Simulations
|
|
- Jeffery Rich
- 7 years ago
- Views:
Transcription
1 Optiization of a Piezoelectric Crystal Driver Stage using Syste Siulations Jonny Johansson Lulel University of Technology Lulel, Sweden Abstract Using SPICE, successful efforts have previously been ade in odeling piezoelectric devices and their functionality. In this paper the piezoelectric device is siulated together with MOS transistor odels. The design of a CMOS piezoelectric crystal driver stage is presented. Measureents on a anufactured chip verify the chosen design approach and the perforance predicted by the siulations. In the work, achieving sall silicon area while aintaining axiu possible output ultrasound pulse aplitude has been a key criterion. The driver stage has been ipleented using a.6 p CMOS process. Measureents and siulations have been perfored using PZ27 crystals without backing. Results clearly show that the perforance of a coplete syste coprising both piezoelectric and electronical devices can be predicted with good accuracy using the proposed SPICE siulation approach. I. INTRODUCTION In the area of ultrasound pulse generation, two ain routes are present in the literature. One is dealing with integrating coplete ultrasound devices including the active eleent into very sall units [ [3]. The other concerns generation of ultrasound pulses without regarding size or power consuption for the pulse generation electronics [4] [6]. However, the area of iniaturization of pulse electronics for use with standard ultrasound crystals is sparsely exploited. The work in this paper is aied at creating a design ethod for driver electronics for ASIC integration, and showing that siulations can be used to predict the perforance of a coplete syste. The design of a CMOS piezoelectric crystal driver stage is presented. SPICE odels for the piezoelectric crystal and the acoustic aterials have been used in siulations together with seiconductor odels and data fro the ASIC anufacturer, allowing optiization of the coplete syste. Measureents on a anufactured chip verify the chosen design approach and the perforance predicted by the siulations. An iportant aspect during the design work has been to iniize the consued silicon area while aintaining axiu possible ultrasonic output signal aplitude. The resulting circuit is intended to be used as a block in a coplete ixed ode ASIC for ultrasound transission, receiving and signal conditioning.. DESIGN Design environent The design and siulations have been ade using the Cadence IC 4.43 design fraework. Siulations used the Cadence Spectre siulation engine. The target process for the ipleentation of the design is a.6 p CMOS process. Ultrasound device The SPICE odels used in the work are those presented by van Deventer [7]. The ultrasound device is a PZ27 piezoceraic disc anufactured by Ferroper, Denark. The disc has a diaeter of 6 and a thickness of 487 p, giving a fundaental frequency of 4 MHz corresponding to a period tie T of 25 ns. It has been of interest to verify the design approach using different capacitive transducer loads. Thus, siulations and easureents have been carried out for one single disc and for two discs connected in parallel. In both cases, the discs are glued with cyanoacrylate glue to a 5 thick plate of PMMA. No backing aterial is used for the crystals. The axiu peaktopeak aplitude for //$. 2 IEEE 2 IEEE ULTRASONICS SYMPOSIUM 49
2 PMMA Air?=? L Figure : Circuit used for syste siulations. the echo received fro the PMMAair interface has been used as a easure of output pulse aplitude. According to van Deventer [7], the resistive part in the transission line odel of PMMA, odelling the acoustic attenuation, is frequency dependent. However, this is not odelled, but the paraeters are calculated at the resonance frequency of the crystal. Coparisons between easureents and siulations on the PMMA odel also clearly show that high frequency coponents in a transitted signal are attenuated ore in reality than in the siulations. To create a firstorder odel of this effect, all received signals for the siulations in this work are easured after passing a first order low pass filter with a corner frequency of 4kHz. Design considerations The driver is designed to be integrated into a larger standard CMOS design. Thus, ephasis has been ade to avoid external coponents and to keep the silicon area inial. Also, in the.6 p process used, available power supply is restricted to +5V. In achieving axiu output signal aplitude while holding these constraints, the shape of the excitation pulse applied to the crystal is decisive. As the design is focused on pulse aplitude rather than on short pulse tie, it was decided to use a single square wave excitation pulse with a pulse tie of half the crystal oscillating period tie [6]. Also, the fall and rise ties of the discharging and charging of the crystal are iportant in getting axiu aplitude fro the ultrasound pulse. The choice of large driving transistors can decrease the ties giving a higher output aplitude. On the other hand, this consues chip area and increases the load on the preceding transistor stage as well as on the crystal. Siulations of the PZ27 crystal driven by a pulse source with adjustable fall and rise ties, show that setting the ties to / of the crystal resonance 5 2 IEEE ULTRASONICS SYMPOSIUM
3 frequency period tie gives axiu pulse aplitude fro the crystal while avoiding to use faster transitions than necessary. The driver stage is designed to be controlled by an external pulse source. One pair of pushpull transistors is used as ain output transistors to give good control of rise and fall behaviour. In order to achieve good receiving conditions for the returned echo, the output transistors are autoatically set to high ipedance after the pulse has been sent. Circuit functionality This section gives a qualitative description of the circuit. The coplete circuit is shown in figure. All transistors are iniu length (.6 p), with widths as given in the figure. There are two ain driving transistors, N3 for discharging and P7 for charging. The starting state for the crystal is charged, being held by P3. N3 is controlled directly by the input via two inverters, while P7 is controlled by the input signal AND gated with the output crystal voltage. Thus, for P7 to be able to conduct, both the input and the output should be low. One pulse operation is described below:. The US crystal is held at V, via the P channel transistor P3. P7 and N3 are blocked. 2. When a positive pulse is applied to the input, the crystal is rapidly discharged via transistor N3. P7 is still blocked. 3. As the input voltage returns to ground, N3 blocks and P3 again starts to slowly charge the crystal. Also, P7 starts to conduct and rapidly charges the crystal up to V,>,. 4. As Vc again reaches VD,, P7 is blocked and the pulse cycle is copleted. Transistor diensioning As discussed above, the driving transistors N3 and P7 should be diensioned to achieve rise and fall ties less than T/, where T is the period tie of the crystal resonance frequency. To get a starting point for the diensioning, an approxiate forula for charging tie was used. This was derived fro approxiating the transistor characteristic at axiu gate voltage with two straight lines as shown in figure 2. VDd2 Approxiate characteristics Siulated characteristics VDD Figure 2: Approxiation of transistor characteristics. The static crystal capacitance Co is then discharged to 5% of V,, within the tie ' SA7 where lh,t is the saturation current for the transistor used. For given tf and C,,, the approxiation gives a conservative value of This is useful as it helps to account for process variations. Using the given Z,& for the chosen CMOS process, the required transistor widths for a single 6 PZ27 crystal are calculated to 3.4 for N3 and 6.8 for P7. For two parallel crystals C, is doubled giving the widths of 6.8 for N3 and 3.6 for P7. The input ipedance of the driver stage when receiving an echo signal fro the crystal is decided by transistor P3. Thus, the width of P3 is chosen to give dynaic ipedance in the conducting state that is larger than the crystal ipedance at the resonance frequency. Transistors P2, N2 and N6 are diensioned to be able to drive the gates of the driving transistors N3 and P7 with at least a rise/fall tie of T/. Here, the resulting iniu values were ultiplied by a factor of 5 to iprove the balance in the inverter chain and reduce switching losses for lower loads than the target crystal [8]. The size of transistor P6 is ade sall in order to prolong the turn off tie for P7 so that the charging of C, will be fully copleted before P7 is turned off. The inverter P/N and the NAND gate P4/P5/N4/N5 are diensioned with iniu size transistors, having the P channel devices 2 ties the N channel devices to achieve balanced perforance. "DS 2 IEEE ULTRASONICS SYMPOSIUM 5
4 .s.8.6 % g.4. I 2.2 I N3 transistor width I Figure 3: Siulation using ideal coponents showing relative echo aplitude vs. transistor width. s.2.8 $ * , Dual crystals lo N3 transistor width / Figure 4: Siulation using ideal coponents showing relative echo aplitude vs. transistor width.. SIMULATIONS Ideal driver odel As a starting point, siulations were ade on one driver stage where the widths of the driving transistors N3 and P7 were varied. The ratio P7/N3 was kept constant at 2 to keep balanced perforance. Siulations were ade using typical transistor perforance for the chosen process, and no internal or external parasitics were included at this tie. Results for single and dual crystals are shown in figures 3 and 4. The aplitudes on the yaxis are noralized at N3= for the curves individually. To verify the siulations, it was desirable to easure on a range of transistor widths as shown in figure 3. Thus, it was decided to ipleent the driver stages with three different sizes (2/4, Id2 and O.S/l) for the output transistors N3P7. Each anufactured die contains 2 each of the above entioned sizes. In order to achieve larger widths for easureents several stages and dies are connected in parallel. Siulating the anilfnctured chip Siulations were also ade using a odel for the driver stage including parasitic capacitance extracted fro the actual chip layout. Also package parasitics and external wiring parasitics were included. In order to achieve different output transistor widths different nuber of drivers were connected in parallel as also done during easureents. Results fro the siulations are shown in figure 5 for the single crystal and in figure 6 for the dual crystals. Due to changes in the loading of the crystal when several stages are connected in parallel, the resulting curve has been divided into sections dependant on the nuber of transistor stages used. Loading on the crystal when receiving an echo stes fro the pull up transistor P3 and the different parasitics entioned above. IV. MEASUREMENTS Measureents were ade on the fabricated chip for a total output transistor width up to 9 for N3, corresponding to 8 for P7. Different nuber of driver stages were used in parallel to achieve different total output transistor widths. Results fro the easureents are presented in figure 7 for the single crystal and in figure 8 for the dual crystal. The curves have been divided into sections dependant on the nuber of driver stages used as discussed for the siulations above IEEE ULTRASONICS SYMPOSIUM
5 I I E Q).; I *Five stages or Total N3 transistor width /,;.4... e: Total N3 transistor width / 4. I Figure 5: Siulation on a single crystal using a nonideal electronic odel showing noralized echo aplitude as function of transistor width Figure 7: Measureent on a single crystal showing noralized echo aplitude as function of transistor width.... *Three stages +Four stages Five stages Total N3 transistor width I Total N3 transistor width / Figure 6: Siulation on dual crystals using a nonideal electronic odel showing noralized echo aplitude as function of transistor width. Figure 8: Measureent on dual crystals showing noralized echo aplitude as function of transistor width. V. DISCUSSION Siulations The results fro the siulations with ideal electronic odels (fig. 3) show a peak in echo aplitude around the 2 transistor width for both the single and dual crystals, after which a slight drop takes place. One possible explanation to this behaviour is that the Q of the LCR parallel oscillation circuit fored by the crystal and N3 is dependent on the transistor width. For sall transistor width the dynaic ipedance in conducting state for the transistor is high leading to a high Q during the excitation pulse. As the width increases the Q value decreases and settles to a value decided by the crystal. The peak is not seen in the siulations where parasitic effects are taken into account (fig. 5, 6). This is likely due to the parasitic L, R and C lowering the Q of the circuit fro the start. In these siulations a slight drop in echo aplitude can be observed as ore driver stages are connected. The axiu output aplitude stabilises as the width passes 3 for the single crystal (fig. 5) and 6 for the dual crystal (fig. 6). The ideal siulations (fig. 3, 4) show a gradual increase in echo aplitude fro 3 transistor width up to for the single crystal and 5 for the dual crystal. After these points the echoes decrease (fig. 4). This is due to the fact that the load capacitance presented by the drains of N3 and P7 is increasing. In the siulations where parasitics are 2 IEEE ULTRASONICS SYMPOSIUM 53
6 included (fig. 5, 6), the gradual increase in the range 3 to can not be seen. Probable cause for this difference is that the load capacitance in these cases are dependent also on pads and the aount of etal used in the chip, giving a higher value than for the drain on the transistors only. Measureents The easureents for the single crystal (fig. 7) show a higher dependence on the nuber of stages used than what is seen in the siulations. Probably this is due to the parasitics not being correctly estiated in the siulations. However, easureents and siulations show a fair agreeent in the dependence on transistor width if the load influence is excluded. For the dual crystal the easureents presented in figure 8 show that the load influence is saller, which is to be expected as the source ipedance for the parallel crystals is half of the source ipedance for a single crystal. For the dual crystal, easureents and siulations agree well in the dependence on transistor width. Design Results fro both siulations and easureents suggest that the calculated widths give ore than 9% of axiu possible output aplitude for a 5V pushpull configuration, providing the nuber of driver stages used is kept inial. Also, using the calculated widths, a argin of 52% is provided before a drop in output aplitude takes place. This will account for process variations in the anufacturing of the chip. For the single crystal, using two 2 driver stages gives a transistor area saller than. 2, excluding pads and etal interconnections. VI. CONCLUSIONS Syste siulations using SPICE odels for the piezoelectric crystal together with MOS transistor odels have been used with very proising results, in the design of a CMOS driver circuit for piezoelectric crystals. The circuit has been anufactured using a.6 p CMOS process. Measureents on the anufactured chip verify the chosen design strategy and the perforance predicted by the siulations. The results show that siulations can be used to optiize the perforance of a coplete syste coprising both piezoelectric and electronical devices. This indicates that a purely siulation based design strategy can be proposed based on the findings. 2 [3 [4 VII. REFERENCES J.V. Hatfield et al, An integrated ultieleent array transducer for ultrasound iaging, Sensors and Actuators A, 442, pp. 6773, 994. W.C. Black and D.N. Stephens, CMOS Chip for Invasive Ultrasound Iaging, IEEE Journal of Solid State Circuits, Vol. 29, No., pp , Noveber 994. C Kuratli and Q Huang, A Fully Integrated Selfcalibrating TransitterReceiver IC for an Ultrasound Presence Detector Microsyste, IEEE Journal of Solid State Circuits, Vol. 33, pp , No. 6, June 998. R.Y. Liu, The design of electric excitations for the foration of desired teporal responses of highly efficient transducers, Acoustical Iaging, Vol. 2, pp , 982. S.S. Muhlen, Design of an optiized highpower ultrasonic transducer, IEEE 99 Ultrasonics Syposiu Proceedings, 3 vol. pp , 99. H.W. Persson, Electric excitation of ultrasound transducers for short pulse generation, Ultrasound in Med. & Biol., Vol. 7, pp , 98. J.A. van Deventer et al, PSpice siulation of ultrasonic systes, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control, Vol. 47, No. 4, pp. 424, July 2. J. M. Rabaey, Digital Integrated Circuits, New Jersey: Prentice Hall, 996, ch. 4, pp IEEE ULTRASONICS SYMPOSIUM
PERFORMANCE METRICS FOR THE IT SERVICES PORTFOLIO
Bulletin of the Transilvania University of Braşov Series I: Engineering Sciences Vol. 4 (53) No. - 0 PERFORMANCE METRICS FOR THE IT SERVICES PORTFOLIO V. CAZACU I. SZÉKELY F. SANDU 3 T. BĂLAN Abstract:
More informationExercise 4 INVESTIGATION OF THE ONE-DEGREE-OF-FREEDOM SYSTEM
Eercise 4 IVESTIGATIO OF THE OE-DEGREE-OF-FREEDOM SYSTEM 1. Ai of the eercise Identification of paraeters of the euation describing a one-degree-of- freedo (1 DOF) atheatical odel of the real vibrating
More informationTitle : Analog Circuit for Sound Localization Applications
Title : Analog Circuit for Sound Localization Applications Author s Name : Saurabh Kumar Tiwary Brett Diamond Andrea Okerholm Contact Author : Saurabh Kumar Tiwary A-51 Amberson Plaza 5030 Center Avenue
More informationUse of extrapolation to forecast the working capital in the mechanical engineering companies
ECONTECHMOD. AN INTERNATIONAL QUARTERLY JOURNAL 2014. Vol. 1. No. 1. 23 28 Use of extrapolation to forecast the working capital in the echanical engineering copanies A. Cherep, Y. Shvets Departent of finance
More informationImplementation of Active Queue Management in a Combined Input and Output Queued Switch
pleentation of Active Queue Manageent in a obined nput and Output Queued Switch Bartek Wydrowski and Moshe Zukeran AR Special Research entre for Ultra-Broadband nforation Networks, EEE Departent, The University
More informationAn Innovate Dynamic Load Balancing Algorithm Based on Task
An Innovate Dynaic Load Balancing Algorith Based on Task Classification Hong-bin Wang,,a, Zhi-yi Fang, b, Guan-nan Qu,*,c, Xiao-dan Ren,d College of Coputer Science and Technology, Jilin University, Changchun
More informationASIC Design Project Management Supported by Multi Agent Simulation
ASIC Design Project Manageent Supported by Multi Agent Siulation Jana Blaschke, Christian Sebeke, Wolfgang Rosenstiel Abstract The coplexity of Application Specific Integrated Circuits (ASICs) is continuously
More informationApplying Multiple Neural Networks on Large Scale Data
0 International Conference on Inforation and Electronics Engineering IPCSIT vol6 (0) (0) IACSIT Press, Singapore Applying Multiple Neural Networks on Large Scale Data Kritsanatt Boonkiatpong and Sukree
More informationA CHAOS MODEL OF SUBHARMONIC OSCILLATIONS IN CURRENT MODE PWM BOOST CONVERTERS
A CHAOS MODEL OF SUBHARMONIC OSCILLATIONS IN CURRENT MODE PWM BOOST CONVERTERS Isaac Zafrany and Sa BenYaakov Departent of Electrical and Coputer Engineering BenGurion University of the Negev P. O. Box
More informationLEAN FOR FRONTLINE MANAGERS IN HEALTHCARE An action learning programme for frontline healthcare managers
Course Code: L024 LEAN FOR FRONTLINE MANAGERS IN HEALTHCARE An action learning prograe for frontline healthcare anagers 6 days Green Belt equivalent Are you ready to challenge the status quo and transfor
More informationModelling Fine Particle Formation and Alkali Metal Deposition in BFB Combustion
Modelling Fine Particle Foration and Alkali Metal Deposition in BFB Cobustion Jora Jokiniei and Olli Sippula University of Kuopio and VTT, Finland e-ail: jora.jokiniei@uku.fi Flae Days, Naantali 8.-9.01.009
More informationDesign of Model Reference Self Tuning Mechanism for PID like Fuzzy Controller
Research Article International Journal of Current Engineering and Technology EISSN 77 46, PISSN 347 56 4 INPRESSCO, All Rights Reserved Available at http://inpressco.co/category/ijcet Design of Model Reference
More informationINTERFERENCE OF SOUND WAVES
1/2016 Sound 1/8 INTERFERENCE OF SOUND WAVES PURPOSE: To measure the wavelength, frequency, and propagation speed of ultrasonic sound waves and to observe interference phenomena with ultrasonic sound waves.
More informationTamura Closed Loop Hall Effect Current Sensors
Tamura Closed Loop Hall Effect Current Sensors AC, DC, & Complex Currents Galvanic Isolation Fast Response Wide Frequency Bandwidth Quality & Reliability RoHs Compliance Closed Loop Hall Effect Sensors
More informationExtended-Horizon Analysis of Pressure Sensitivities for Leak Detection in Water Distribution Networks: Application to the Barcelona Network
2013 European Control Conference (ECC) July 17-19, 2013, Zürich, Switzerland. Extended-Horizon Analysis of Pressure Sensitivities for Leak Detection in Water Distribution Networks: Application to the Barcelona
More informationLAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS
LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS Objective In this experiment you will study the i-v characteristics of an MOS transistor. You will use the MOSFET as a variable resistor and as a switch. BACKGROUND
More informationEvaluating Inventory Management Performance: a Preliminary Desk-Simulation Study Based on IOC Model
Evaluating Inventory Manageent Perforance: a Preliinary Desk-Siulation Study Based on IOC Model Flora Bernardel, Roberto Panizzolo, and Davide Martinazzo Abstract The focus of this study is on preliinary
More informationPresentation Safety Legislation and Standards
levels in different discrete levels corresponding for each one to a probability of dangerous failure per hour: > > The table below gives the relationship between the perforance level (PL) and the Safety
More informationAnalyzing Spatiotemporal Characteristics of Education Network Traffic with Flexible Multiscale Entropy
Vol. 9, No. 5 (2016), pp.303-312 http://dx.doi.org/10.14257/ijgdc.2016.9.5.26 Analyzing Spatioteporal Characteristics of Education Network Traffic with Flexible Multiscale Entropy Chen Yang, Renjie Zhou
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationChapter 10 Advanced CMOS Circuits
Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pull-up inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in
More informationCRM FACTORS ASSESSMENT USING ANALYTIC HIERARCHY PROCESS
641 CRM FACTORS ASSESSMENT USING ANALYTIC HIERARCHY PROCESS Marketa Zajarosova 1* *Ph.D. VSB - Technical University of Ostrava, THE CZECH REPUBLIC arketa.zajarosova@vsb.cz Abstract Custoer relationship
More informationAn Improved Decision-making Model of Human Resource Outsourcing Based on Internet Collaboration
International Journal of Hybrid Inforation Technology, pp. 339-350 http://dx.doi.org/10.14257/hit.2016.9.4.28 An Iproved Decision-aking Model of Huan Resource Outsourcing Based on Internet Collaboration
More informationEngineered Solutions To Help Prevent LCD Failures
Engineered Solutions To Help Prevent LCD Failures By Bruce Chew Senior Applications Engineer E-A-R Specialty Coposites Indianapolis, Indiana ENGINEERED SOLUTIONS TO HELP PREVENT LCD FAILURES A liquid crystal
More informationAgenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
More informationThe Research of Measuring Approach and Energy Efficiency for Hadoop Periodic Jobs
Send Orders for Reprints to reprints@benthascience.ae 206 The Open Fuels & Energy Science Journal, 2015, 8, 206-210 Open Access The Research of Measuring Approach and Energy Efficiency for Hadoop Periodic
More informatione.g. τ = 12 ps in 180nm, 40 ps in 0.6 µm Delay has two components where, f = Effort Delay (stage effort)= gh p =Parasitic Delay
Logic Gate Delay Chip designers need to choose: What is the best circuit topology for a function? How many stages of logic produce least delay? How wide transistors should be? Logical Effort Helps make
More informationOp-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.
Op-Amp Simulation EE/CS 5720/6720 Read Chapter 5 in Johns & Martin before you begin this assignment. This assignment will take you through the simulation and basic characterization of a simple operational
More informationSUPPORTING YOUR HIPAA COMPLIANCE EFFORTS
WHITE PAPER SUPPORTING YOUR HIPAA COMPLIANCE EFFORTS Quanti Solutions. Advancing HIM through Innovation HEALTHCARE SUPPORTING YOUR HIPAA COMPLIANCE EFFORTS Quanti Solutions. Advancing HIM through Innovation
More informationAudio Engineering Society. Convention Paper. Presented at the 119th Convention 2005 October 7 10 New York, New York USA
Audio Engineering Society Convention Paper Presented at the 119th Convention 2005 October 7 10 New York, New York USA This convention paper has been reproduced fro the authors advance anuscript, without
More informationPhysics 211: Lab Oscillations. Simple Harmonic Motion.
Physics 11: Lab Oscillations. Siple Haronic Motion. Reading Assignent: Chapter 15 Introduction: As we learned in class, physical systes will undergo an oscillatory otion, when displaced fro a stable equilibriu.
More information1ED Compact A new high performance, cost efficient, high voltage gate driver IC family
1ED Compact A new high performance, cost efficient, high voltage gate driver IC family Heiko Rettinger, Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany, heiko.rettinger@infineon.com
More informationSearching strategy for multi-target discovery in wireless networks
Searching strategy for ulti-target discovery in wireless networks Zhao Cheng, Wendi B. Heinzelan Departent of Electrical and Coputer Engineering University of Rochester Rochester, NY 467 (585) 75-{878,
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationSOME APPLICATIONS OF FORECASTING Prof. Thomas B. Fomby Department of Economics Southern Methodist University May 2008
SOME APPLCATONS OF FORECASTNG Prof. Thoas B. Foby Departent of Econoics Southern Methodist University May 8 To deonstrate the usefulness of forecasting ethods this note discusses four applications of forecasting
More informationGate Delay Model. Estimating Delays. Effort Delay. Gate Delay. Computing Logical Effort. Logical Effort
Estimating Delays Would be nice to have a back of the envelope method for sizing gates for speed Logical Effort Book by Sutherland, Sproull, Harris Chapter 1 is on our web page Also Chapter 4 in our textbook
More informationAn Integrated Approach for Monitoring Service Level Parameters of Software-Defined Networking
International Journal of Future Generation Counication and Networking Vol. 8, No. 6 (15), pp. 197-4 http://d.doi.org/1.1457/ijfgcn.15.8.6.19 An Integrated Approach for Monitoring Service Level Paraeters
More informationCalculation Method for evaluating Solar Assisted Heat Pump Systems in SAP 2009. 15 July 2013
Calculation Method for evaluating Solar Assisted Heat Pup Systes in SAP 2009 15 July 2013 Page 1 of 17 1 Introduction This docuent describes how Solar Assisted Heat Pup Systes are recognised in the National
More informationStep Response of RC Circuits
Step Response of RC Circuits 1. OBJECTIVES...2 2. REFERENCE...2 3. CIRCUITS...2 4. COMPONENTS AND SPECIFICATIONS...3 QUANTITY...3 DESCRIPTION...3 COMMENTS...3 5. DISCUSSION...3 5.1 SOURCE RESISTANCE...3
More information2141-375 Measurement and Instrumentation. Analog Electrical Devices and Measurements
2141-375 Measureent and Instruentation nalog Electrical Devices and Measureents nalog Devices: Current Measureents Force on a conductor I conductor is placed in a unifor agnetic field B T, at an angle
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationRF Energy Harvesting Circuits
RF Energy Harvesting Circuits Joseph Record University of Maine ECE 547 Fall 2011 Abstract This project presents the design and simulation of various energy harvester circuits. The overall design consists
More informationElectrical Resonance
Electrical Resonance (R-L-C series circuit) APPARATUS 1. R-L-C Circuit board 2. Signal generator 3. Oscilloscope Tektronix TDS1002 with two sets of leads (see Introduction to the Oscilloscope ) INTRODUCTION
More informationCPU Animation. Introduction. CPU skinning. CPUSkin Scalar:
CPU Aniation Introduction The iportance of real-tie character aniation has greatly increased in odern gaes. Aniating eshes ia 'skinning' can be perfored on both a general purpose CPU and a ore specialized
More informationOptimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort
Optimization and Comparison of -Stage, -i/p NND Gate, -i/p NOR Gate Driving Standard Load By Using Logical Effort Satyajit nand *, and P.K.Ghosh ** * Mody Institute of Technology & Science/ECE, Lakshmangarh,
More informationReal Time Target Tracking with Binary Sensor Networks and Parallel Computing
Real Tie Target Tracking with Binary Sensor Networks and Parallel Coputing Hong Lin, John Rushing, Sara J. Graves, Steve Tanner, and Evans Criswell Abstract A parallel real tie data fusion and target tracking
More informationApplication of network analyzer in measuring the performance functions of power supply
J Indian Inst Sci, July Aug 2006, 86, 315 325 Indian Institute of Science Application of network analyzer in measuring the performance functions of power supply B SWAMINATHAN* AND V RAMANARAYANAN Power
More informationEnergy Efficient VM Scheduling for Cloud Data Centers: Exact allocation and migration algorithms
Energy Efficient VM Scheduling for Cloud Data Centers: Exact allocation and igration algoriths Chaia Ghribi, Makhlouf Hadji and Djaal Zeghlache Institut Mines-Téléco, Téléco SudParis UMR CNRS 5157 9, Rue
More informationPre-Compliance Test Method for Radiated Emissions of Automotive Components Using Scattering Parameter Transfer Functions
PreCompliance Test Method for Radiated Emissions of Automotive Components Using Scattering Parameter Transfer Functions D. Schneider 1*, S. Tenbohlen 1, W. Köhler 1 1 Institute of Power Transmission and
More informationAmplifiers and Superlatives
Aplifiers and Superlatives An Exaination of Aerican Clais for Iproving Linearity and Efficiency By D. T. N. WILLIAMSON and P. J. WALKE ecent articles, particularly in the United States, have shown that
More informationResearch Article Performance Evaluation of Human Resource Outsourcing in Food Processing Enterprises
Advance Journal of Food Science and Technology 9(2): 964-969, 205 ISSN: 2042-4868; e-issn: 2042-4876 205 Maxwell Scientific Publication Corp. Subitted: August 0, 205 Accepted: Septeber 3, 205 Published:
More informationThe Fundamentals of Modal Testing
The Fundaentals of Modal Testing Application Note 243-3 Η(ω) = Σ n r=1 φ φ i j / 2 2 2 2 ( ω n - ω ) + (2ξωωn) Preface Modal analysis is defined as the study of the dynaic characteristics of a echanical
More informationResource Allocation in Wireless Networks with Multiple Relays
Resource Allocation in Wireless Networks with Multiple Relays Kağan Bakanoğlu, Stefano Toasin, Elza Erkip Departent of Electrical and Coputer Engineering, Polytechnic Institute of NYU, Brooklyn, NY, 0
More informationCMOS Thyristor Based Low Frequency Ring Oscillator
CMOS Thyristor Based Low Frequency Ring Oscillator Submitted by: PIYUSH KESHRI BIPLAB DEKA 4 th year Undergraduate Student 4 th year Undergraduate Student Electrical Engineering Dept. Electrical Engineering
More informationHigh Performance Chinese/English Mixed OCR with Character Level Language Identification
2009 0th International Conference on Docuent Analysis and Recognition High Perforance Chinese/English Mixed OCR with Character Level Language Identification Kai Wang Institute of Machine Intelligence,
More informationCMOS Logic Integrated Circuits
CMOS Logic Integrated Circuits Introduction CMOS Inverter Parameters of CMOS circuits Circuits for protection Output stage for CMOS circuits Buffering circuits Introduction Symetrical and complementary
More informationConstruction Economics & Finance. Module 3 Lecture-1
Depreciation:- Construction Econoics & Finance Module 3 Lecture- It represents the reduction in arket value of an asset due to age, wear and tear and obsolescence. The physical deterioration of the asset
More informationsensiq stainless steel The sensiq a spectacular appearance Max. reach: 20 m tangentially Angle of coverage: 300 Angle of aperture: 160
sensiq Motion Detector for Walls and Ceilings sensiq stainless steel The sensiq a spectacular appearance Reference-class infrared wall and ceiling sensor 300 coverage angle with 10 angle of aperture Reach
More informationEliminating Parasitic Oscillation between Parallel MOSFETs
Eliminating Parasitic Oscillation between Parallel MOSFETs Based in part on a paper presented at Power Electronics Technology 2003 conference titled Issues with Paralleling MOSFETs and IGBTs by Jonathan
More informationAPPLICATION NOTE AP050830
APPLICATION NOTE AP050830 Selection and use of Ultrasonic Ceramic Transducers Pro-Wave Electronics Corp. E-mail: sales@pro-wave.com.tw URL: http://www.prowave.com.tw The purpose of this application note
More informationCHAPTER 2 POWER AMPLIFIER
CHATER 2 OWER AMLFER 2.0 ntroduction The main characteristics of an amplifier are Linearity, efficiency, output power, and signal gain. n general, there is a trade off between these characteristics. For
More informationA Computer-Aided System for Melt Quality and Shrinkage Propensity Evaluation Based on the Solidification Process of Ductile Iron
Paper 08-008(05).pdf, Page of 5 AFS Transactions 2008 Aerican Foundry Society, Schauburg, IL USA A Coputer-Aided Syste for Melt Quality and Shrinkage Propensity Evaluation Based on the Solidification Process
More informationManaging Complex Network Operation with Predictive Analytics
Managing Coplex Network Operation with Predictive Analytics Zhenyu Huang, Pak Chung Wong, Patrick Mackey, Yousu Chen, Jian Ma, Kevin Schneider, and Frank L. Greitzer Pacific Northwest National Laboratory
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationFuzzy Sets in HR Management
Acta Polytechnica Hungarica Vol. 8, No. 3, 2011 Fuzzy Sets in HR Manageent Blanka Zeková AXIOM SW, s.r.o., 760 01 Zlín, Czech Republic blanka.zekova@sezna.cz Jana Talašová Faculty of Science, Palacký Univerzity,
More informationULRASONIC GENERATOR POWER CIRCUITRY. Will it fit on PC board
ULRASONIC GENERATOR POWER CIRCUITRY Will it fit on PC board MAJOR COMPONENTS HIGH POWER FACTOR RECTIFIER RECTIFIES POWER LINE RAIL SUPPLY SETS VOLTAGE AMPLITUDE INVERTER INVERTS RAIL VOLTAGE FILTER FILTERS
More informationApplication Note 58 Crystal Considerations with Dallas Real Time Clocks
www.dalsemi.com Application Note 58 Crystal Considerations with Dallas Real Time Clocks Dallas Semiconductor offers a variety of real time clocks (RTCs). The majority of these are available either as integrated
More informationHow To Balance Over Redundant Wireless Sensor Networks Based On Diffluent
Load balancing over redundant wireless sensor networks based on diffluent Abstract Xikui Gao Yan ai Yun Ju School of Control and Coputer Engineering North China Electric ower University 02206 China Received
More informationMedia Adaptation Framework in Biofeedback System for Stroke Patient Rehabilitation
Media Adaptation Fraework in Biofeedback Syste for Stroke Patient Rehabilitation Yinpeng Chen, Weiwei Xu, Hari Sundara, Thanassis Rikakis, Sheng-Min Liu Arts, Media and Engineering Progra Arizona State
More informationImage restoration for a rectangular poor-pixels detector
Iage restoration for a rectangular poor-pixels detector Pengcheng Wen 1, Xiangjun Wang 1, Hong Wei 2 1 State Key Laboratory of Precision Measuring Technology and Instruents, Tianjin University, China 2
More informationMachine Learning Applications in Grid Computing
Machine Learning Applications in Grid Coputing George Cybenko, Guofei Jiang and Daniel Bilar Thayer School of Engineering Dartouth College Hanover, NH 03755, USA gvc@dartouth.edu, guofei.jiang@dartouth.edu
More informationFrequency Response of Filters
School of Engineering Department of Electrical and Computer Engineering 332:224 Principles of Electrical Engineering II Laboratory Experiment 2 Frequency Response of Filters 1 Introduction Objectives To
More informationA framework for performance monitoring, load balancing, adaptive timeouts and quality of service in digital libraries
Int J Digit Libr (2000) 3: 9 35 INTERNATIONAL JOURNAL ON Digital Libraries Springer-Verlag 2000 A fraework for perforance onitoring, load balancing, adaptive tieouts and quality of service in digital libraries
More informationThe full wave rectifier consists of two diodes and a resister as shown in Figure
The Full-Wave Rectifier The full wave rectifier consists of two diodes and a resister as shown in Figure The transformer has a centre-tapped secondary winding. This secondary winding has a lead attached
More informationModule 7 : I/O PADs Lecture 33 : I/O PADs
Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up
More informationA Digital Timer Implementation using 7 Segment Displays
A Digital Timer Implementation using 7 Segment Displays Group Members: Tiffany Sham u2548168 Michael Couchman u4111670 Simon Oseineks u2566139 Caitlyn Young u4233209 Subject: ENGN3227 - Analogue Electronics
More informationAN EFFICIENT MODEL TO PREDICT GUIDED WAVE RADIATION BY FINITE-SIZED SOURCES IN MULTILAYERED ANISOTROPIC PLATES WITH ACCOUNT OF CAUSTICS
AN EFFICIENT MODEL TO PREDICT GUIDED WAVE RADIATION BY FINITE-SIZED SOURCES IN MULTILAYERED ANISOTROPIC PLATES WITH ACCOUNT OF CAUSTICS AFPAC 015 FREJUS Mathilde Stévenin Alain Lhéery Sébastien Grondel
More informationTESTS OF 1 MHZ SIGNAL SOURCE FOR SPECTRUM ANALYZER CALIBRATION 7/8/08 Sam Wetterlin
TESTS OF 1 MHZ SIGNAL SOURCE FOR SPECTRUM ANALYZER CALIBRATION 7/8/08 Sam Wetterlin (Updated 7/19/08 to delete sine wave output) I constructed the 1 MHz square wave generator shown in the Appendix. This
More informationHarmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies
Soonwook Hong, Ph. D. Michael Zuercher Martinson Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies 1. Introduction PV inverters use semiconductor devices to transform the
More informationThis paper studies a rental firm that offers reusable products to price- and quality-of-service sensitive
MANUFACTURING & SERVICE OPERATIONS MANAGEMENT Vol., No. 3, Suer 28, pp. 429 447 issn 523-464 eissn 526-5498 8 3 429 infors doi.287/so.7.8 28 INFORMS INFORMS holds copyright to this article and distributed
More information10 BIT s Current Mode Pipelined ADC
10 BIT s Current Mode Pipelined ADC K.BHARANI VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA kothareddybharani@yahoo.com P.JAYAKRISHNAN VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA pjayakrishnan@vit.ac.in
More informationMarkovian inventory policy with application to the paper industry
Coputers and Cheical Engineering 26 (2002) 1399 1413 www.elsevier.co/locate/copcheeng Markovian inventory policy with application to the paper industry K. Karen Yin a, *, Hu Liu a,1, Neil E. Johnson b,2
More informationAP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)
Features General Description Wide supply Voltage range: 2.0V to 36V Single or dual supplies: ±1.0V to ±18V Very low supply current drain (0.4mA) independent of supply voltage Low input biasing current:
More informationDigital to Analog Converter. Raghu Tumati
Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................
More informationDesign, Manufacturing & Analysis of Differential Crown Gear and Pinion for MFWD Axle
IOSR Journal of Mechanical and Civil Engineering (IOSR-JMCE) ISSN(e) : 2278-1684, ISSN(p) : 220 4X, PP : 59-66 www.iosrjournals.org Design, Manufacturing & Analysis of Differential Crown Gear and Pinion
More informationOnline Bagging and Boosting
Abstract Bagging and boosting are two of the ost well-known enseble learning ethods due to their theoretical perforance guarantees and strong experiental results. However, these algoriths have been used
More informationPREDICTION OF MILKLINE FILL AND TRANSITION FROM STRATIFIED TO SLUG FLOW
PREDICTION OF MILKLINE FILL AND TRANSITION FROM STRATIFIED TO SLUG FLOW ABSTRACT: by Douglas J. Reineann, Ph.D. Assistant Professor of Agricultural Engineering and Graee A. Mein, Ph.D. Visiting Professor
More informationAn Approach to Combating Free-riding in Peer-to-Peer Networks
An Approach to Cobating Free-riding in Peer-to-Peer Networks Victor Ponce, Jie Wu, and Xiuqi Li Departent of Coputer Science and Engineering Florida Atlantic University Boca Raton, FL 33431 April 7, 2008
More informationTDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS
CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS Fold-Back Characteristic provides Overload Protection for External Diodes Burst Operation under Short-Circuit and no Load Conditions
More informationApplication Note, Rev.1.0, September 2008 TLE8366. Application Information. Automotive Power
Application Note, Rev.1.0, September 2008 TLE8366 Automotive Power Table of Contents 1 Abstract...3 2 Introduction...3 3 Dimensioning the Output and Input Filter...4 3.1 Theory...4 3.2 Output Filter Capacitor(s)
More informationPrecision Video Cable for Analog and Digital Overview
B R I L L I A N C E B R O A D C A S T C A B L E S 19.49 Overview Analog Video Belden precision video cables are used in critical analog and digital video circuits and high quality applications such as
More informationISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7 13.7 A 40Gb/s Clock and Data Recovery Circuit in 0.18µm CMOS Technology Jri Lee, Behzad Razavi University of California, Los Angeles, CA
More informationLaboratory 4: Feedback and Compensation
Laboratory 4: Feedback and Compensation To be performed during Week 9 (Oct. 20-24) and Week 10 (Oct. 27-31) Due Week 11 (Nov. 3-7) 1 Pre-Lab This Pre-Lab should be completed before attending your regular
More informationAPPLICATION NOTE ULTRASONIC CERAMIC TRANSDUCERS
APPLICATION NOTE ULTRASONIC CERAMIC TRANSDUCERS Selection and use of Ultrasonic Ceramic Transducers The purpose of this application note is to aid the user in the selection and application of the Ultrasonic
More informationHW 2. Q v. kt Step 1: Calculate N using one of two equivalent methods. Problem 4.2. a. To Find:
HW 2 Proble 4.2 a. To Find: Nuber of vacancies per cubic eter at a given teperature. b. Given: T 850 degrees C 1123 K Q v 1.08 ev/ato Density of Fe ( ρ ) 7.65 g/cc Fe toic weight of iron ( c. ssuptions:
More information4 SENSORS. Example. A force of 1 N is exerted on a PZT5A disc of diameter 10 mm and thickness 1 mm. The resulting mechanical stress is:
4 SENSORS The modern technical world demands the availability of sensors to measure and convert a variety of physical quantities into electrical signals. These signals can then be fed into data processing
More informationEquivalent Tapped Delay Line Channel Responses with Reduced Taps
Equivalent Tapped Delay Line Channel Responses with Reduced Taps Shweta Sagari, Wade Trappe, Larry Greenstein {shsagari, trappe, ljg}@winlab.rutgers.edu WINLAB, Rutgers University, North Brunswick, NJ
More informationMethod of supply chain optimization in E-commerce
MPRA Munich Personal RePEc Archive Method of supply chain optiization in E-coerce Petr Suchánek and Robert Bucki Silesian University - School of Business Adinistration, The College of Inforatics and Manageent
More informationEvaluating AC Current Sensor Options for Power Delivery Systems
Evaluating AC Current Sensor Options for Power Delivery Systems State-of-the-art isolated ac current sensors based on CMOS technology can increase efficiency, performance and reliability compared to legacy
More informationIMPLEMENTING VIRTUAL DESIGN AND CONSTRUCTION (VDC) IN VEIDEKKE USING SIMPLE METRICS TO IMPROVE THE DESIGN MANAGEMENT PROCESS.
Ipleenting Virtual Design and Construction (VDC) in Veidekke Using Siple Metrics to Iprove IMPLEMENTING VIRTUAL DESIGN AND CONSTRUCTION (VDC) IN VEIDEKKE USING SIMPLE METRICS TO IMPROVE THE DESIGN MANAGEMENT
More information