# 2 hrs lecture 2 hrs lab 2 hrs section

Save this PDF as:

Size: px
Start display at page:

## Transcription

1 Arab Academy for Science and Technology & Maritime Transport University/Academy: Arab Academy for Science and Technology & Maritime Transport Faculty/Institute: College of Computing and Information Technology Program: Computer Science / Information Systems / Software Engineering Form No. (12) Course Specification 1- Course Data Course Code: CE216 Course Title: Digital Logic Design Academic Year/Level: Year 2 / Semester 3 Specialization: Computer Science No. of Instructional Units: 2 hrs lecture 2 hrs lab 2 hrs section Lecture: 2- Course Aim This course aims to develop engineering skills in the design and analysis of digital logic circuits with applications to digital computer. It covers: Number systems, binary arithmetic and codes, logic gates, Boolean algebra and logic simplifications, Design and realization of combinational circuits, Functions of combinational circuits logic: Flip- Flops, analysis design and realization of counters, analysis and realization of shift registers, Computer aided engineering 3- Intended Learning Outcome: a- Knowledge and Understanding Students will be able to demonstrate knowledge of: K1. Essential facts, concepts, principles and theories relating to computing and information and computer applications as appropriate to the program of study. K4. Criteria and specifications appropriate to specific problems, and plan strategies for their solution. K6. The current and underlying technologies that support computer processing and inter-computer communication. Define digital and analog concepts.(k1) Describe Logic levels and digital waveforms..(k1) Describe various parameters of a pulse waveform and explain the basic logic operation..(k1) List different number systems (Decimal, Binary, Octal and Hexadecimal)..(K1) Explain the conversion process between number systems..(k1) Explain the binary arithmetic (addition, subtraction, multiplication and division) for signed and unsigned binary numbers..(k1) List different codes (Gray code, Excess-3 code, Binary Coded Decimal)..(K1) Define the logic gate concept. (K4,K6) Describe different types of logic gates (AND, OR, NOT, NAND, Negative National Authority for Quality Assurance and Accreditation of Education (NAQAAE) Page 1 of 5

3 Show how to expand the 8-3 Encoder to obtain the 16-4 Encoder. (I2,I13) Demonstrate the internal architecture of the Multiplexer. (I2,I13) Show how to expand the 8-1 Multiplexer to obtain the 16-1 Multiplexer. (I2,I13) Demonstrate the internal architecture of the DEMULTIPLXER. (I2,I13) Demonstrate the internal architecture of the S-R Latch. (I11,I13) Determine the output waveform for S-R latch. (I11,I13) Demonstrate the internal architecture of the Gated S-R Latch. (I11,I13) Determine the output waveform for Gated S-R latch. (I11,I13) Demonstrate the internal architecture of the Gated D Latch. (I11,I13) Determine the output waveform for Gated D latch. (I11,I13) Demonstrate the internal architecture of the S-R flip-flop. (I11,I13) Determine the output waveform for S-R flip-flop. (I11,I13) Demonstrate the internal architecture of the D flip-flop. (I11,I13) Determine the output waveform for D flip-flop. (I11,I13) Demonstrate the internal architecture of the J-K flip-flop. (I11,I13) Determine the output waveform for J-K flip-flop. (I11,I13) Demonstrate the internal architecture of the asynchronous and synchronous counters. (I11,I13) Demonstrate the internal architecture of different types of shift registers. (I11,I13) c- Professional Skills By the end of the course the student will have the ability to: P1. Operate computing equipment, recognizing its logical and physical properties, capabilities and limitations. P7. Assess the implications, risks or safety aspects involved in the operation of computing equipment within a specific context. Design 4X1 Multiplexer and 1X4 DEMULTIPLEXER. Design a DECADE counter. Design an irregular counter. Design the up/down counter. Connect a switch to a L.E.D on the breadboard to examine the effect of Binary 1 and Binary 0 on the L.E.D. Connect ICs that contain several Logic Gates and examine the output on the L.E.D. Connect the Half Adder and the Full Adder Circuits. Connect a 2-Bit Adder. Connect 1-Bit and 2-Bit Comparators. Connect BCD to 7-Segment Decoder/Driver (0 to 9) and examine the Connect BCD to 7-Segment Decoder/Driver (A to F) and examine the Connect BCD To 7-Segment Decoder/Driver (0 to F) and examine the Connect the of 555 Timer Acts as Oscillator (ASTABLE State). Connect a 2-Bit Asynchronous Counter and examine the output on the 7- segment display. d- General Skills Students will be able to: G1. Demonstrate the ability to make use of a range of learning resources and to manage one's own learning. G2. Show the use of information-retrieval. G3. Demonstrate skills in group working, team management, time National Authority for Quality Assurance and Accreditation of Education (NAQAAE) Page 3 of 5

4 management and organizational skills. Verify theory with practice. Apply skills learned to undertake small-scale practical projects 4- Course Content # CLO 1 1. Know the basic differences between analog and digital systems 2 2. Use binary numbers and codes 3 Describe the operation of logic gates 4 Apply Boolean Algebra on K-map 5- Teaching and Learning Methods 5 Describing circuit operations using state diagrams 6 Design a combinational and sequential logic circuits to simplify function Lectures, Labs, Projects, Individual study & self-learning. 6- Teaching and Learning Methods for Students with Special Needs Students with special needs are requested to contact the college representative for special needs ( currently Dr Hoda Mamdouh in room C504) Consulting with lecturer during office hours. Consulting with teaching assistant during office hours. Private Sessions for redelivering the lecture contents. For handicapped accessibility, please refer to program specification.. 7- Student Assessment: a- Procedures used: Exams and Individual Projects b- Schedule: Week 7 exam Projects through the semester Week 16Final exam c- Weighing of Assessment: 7 th week exam 30% 12 th Week exam 20% Lab work 10% Final exam 40% 8- List of References: a- Course Notes From the Moodle on b- Required Books (Textbooks) Thomas L. Floyd, Digital Fundamentals (9th Edition), Prentice Hall c- Recommended Books M. Mano, Digital Design, 3rd Edition, Prentice Hall, J. P. Hayes, Introduction to Digital Logic Design, Addison Wesley, John F. Wakerly, Digital Design Principles and Practices, 4th National Authority for Quality Assurance and Accreditation of Education (NAQAAE) Page 4 of 5

5 Edition, Prentice Hall, d- Periodicals, Web Sites,..., etc. Course Instructor: Dr Waleed Fakhr Head of Department: Dr Samah Senbel Sign Sign National Authority for Quality Assurance and Accreditation of Education (NAQAAE) Page 5 of 5

### 28. Minimize the following using Tabular method. f(a, b, c, d, e)= m(0,1,9,15,24,29,30) + d(8,11,31) 29. Minimize the following using K-map method.

Unit-1 1. Show Karnaugh map for equation Y = F(A,B,C) = S m(1, 2, 3, 6, 7) 2. Show Karnaugh map for equation Y = F(A,B,C,D) = S m(1, 2, 3, 6, 8, 9, 10, 12, 13, 14) 3. Give SOP form of Y = F(A,B,C,D) =

### Digital Systems CCPS1573

1. Name of Course 2. Course Code 3. Name(s) of academic staff 4. Rationale for the inclusion of the course/module in the programme Digital Systems CCPS1573 Faculty This module provides foundation knowledge

### Lab Manual. Digital System Design (Pr): COT-215 Digital Electronics (P): IT-211

Lab Manual Digital System Design (Pr): COT-215 Digital Electronics (P): IT-211 Lab Instructions Several practicals / programs? Whether an experiment contains one or several practicals /programs One practical

### 1. Realization of gates using Universal gates

1. Realization of gates using Universal gates Aim: To realize all logic gates using NAND and NOR gates. Apparatus: S. No Description of Item Quantity 1. IC 7400 01 2. IC 7402 01 3. Digital Trainer Kit

### UNIVERSITI MALAYSIA PERLIS DKT DIGITAL SYSTEMS II. Lab 2 : Counter Design

UNIVERSITI MALAYSIA PERLIS DKT 212/3 : DIGITAL SYSTEM II Lab 2 : Counter Design Name : Matrix No. : Program : Date : OBJECTIVE 1. To understand state diagram in sequential circuit. 2. To build Karnaugh

### EE360: Digital Design I Course Syllabus

: Course Syllabus Dr. Mohammad H. Awedh Fall 2008 Course Description This course introduces students to the basic concepts of digital systems, including analysis and design. Both combinational and sequential

### Introduction to Information Systems. 2 hrs lecture 2 hrs lab

Arab Academy for Science and Technology & Maritime Transport University/Academy: Arab Academy for Science and Technology & Maritime Transport Faculty/Institute: College of Computing and Information Technology

### SAMPLE OF THE STUDY MATERIAL PART OF CHAPTER 5. Combinational & Sequential Circuits

SAMPLE OF THE STUD MATERIAL PART OF CHAPTER 5 5. Introduction Digital circuits can be classified into two types: Combinational digital circuits and Sequential digital circuits. 5.2 Combinational Digital

### Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation

### 4.0 Design of Synchronous Counters

4.0 Design of Synchronous Counters This section begins our study of designing an important class of clocked sequential logic circuits-synchronous finite-state machines. Like all sequential circuits, a

### Philadelphia University Faculty of Engineering Department of Computer First Semester, 2011/2012. Course Syllabus

Page 1 of 5 Philadelphia University Faculty of Engineering Department of Computer First Semester, 2011/2012 Course Syllabus Course Title: Logic Circuits Course Level: 2 nd year Lecture Time: 10:10 11:00

### Digital Electronics Detailed Outline

Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept

### ANALOG & DIGITAL ELECTRONICS

ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH-218 3-1-0-8 Dr. A.P. Vajpeyi E-mail: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,

### Figure (1): Decade Counter Output Waveforms.

DIGITAL COUNTER AND APPLICATIONS A digital counter is a device that generates binary numbers in a specified count sequence. The counter progresses through the specified sequence of numbers when triggered

### SARDAR RAJA COLLEGE OF ENGINEERING, ALANGULAM

SARDAR RAJA COLLEGE OF ENGINEERING, ALANGULAM DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING MICRO LESSON PLAN SUBJECT : DIGITAL LOGIC CIRCUITS CODE : EE2255 CLASS : II Year / IV SEM STAFF: Mrs. S.

### Counters and Decoders

Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

### Course Name: Logic Design Course Code: CS221

Course Name: Logic Design Course Code: CS221 I. Basic Course Information Major or minor element of program: General Department offering the course: Computer Science Department Academic level: 200 Level

### 2012-13 Department of Electronics & Communication

(A constituent college of Sri Siddhartha University) 2012-13 Department of Electronics & Communication LOGIC DESIGN LAB MANUAL III SEM BE Name : Sem :. Sec: Logic Design Lab Manual Contents Exp No Title

### Course Requirements & Evaluation Methods

Course Title: Logic Circuits Course Prefix: ELEG Course No.: 3063 Sections: 01 & 02 Department of Electrical and Computer Engineering College of Engineering Instructor Name: Justin Foreman Office Location:

### VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203. DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE/NAME YEAR/ SEMESTER : EC6302/ DIGITAL ELECTRONICS : II

### Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction

### DEPARTMENT OF INFORMATION TECHNLOGY

DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453

### Operating Manual Ver.1.1

4 Bit Binary Ripple Counter (Up-Down Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-

### LAB MANUAL SUBJECT: DIGITAL LOGIC DESIGN AND APPLICATIONS SE (COMPUTERS) SEM III

LAB MANUAL SUBJECT: DIGITAL LOGIC DESIGN AND APPLICATIONS SE (COMPUTERS) SEM III 1 INDEX Sr. No Title of the Experiment 1 Study of BASIC Gates 3 2 Universal Gates 6 3 Study of Full & Half Adder & Subtractor

### Gondwana University, Gadchiroli. Proposed Syllabus. B.Sc. II. Subject: Electronics. Semester-III & IV. Board of Studies - Electronics

Gondwana University, Gadchiroli Proposed Syllabus B.Sc. II Subject: Electronics Semester-III & IV Board of Studies - Electronics Gondwana University Gadchiroli Scheme of Bachelor of Science for Semester

### DIGITAL SYSTEM DESIGN LAB

EXPERIMENT NO: 7 STUDY OF FLIP FLOPS USING GATES AND IC S AIM: To verify various flip-flops like D, T, and JK. APPARATUS REQUIRED: Power supply, Digital Trainer kit, Connecting wires, Patch Chords, IC

### BINARY CODED DECIMAL: B.C.D.

BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.

### EE 110 Practice Problems for Exam 2: Solutions, Fall 2008

EE 110 Practice Problems for Exam 2: Solutions, Fall 2008 1. Circle T (true) or F (false) for each of these Boolean equations. (a). T FO An 8-to-1 multiplexer requires 2 select lines. (An 8-to-1 multiplexer

### JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 4 Credit Hours. Prepared By: John McDaniel March 2012

JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS 4 Credit Hours Prepared By: John McDaniel March 2012 Mary Beth Ottinger, Ph.D., Division Chair Dena McCaffrey, Ed.D., Interim Dean,

### LABORATORY MODULE. EKT 121/4 Digital Electronics I

LABORATORY MODULE EKT 121/4 Digital Electronics I Mohd. Najmuddin Mohd. Hassan Zahereel Ishwar Abdul Khalib Mohammad Nazri Md. Noor Rafikha Aliana A.Raof School of Computer & Communications Engineering

### Counters In this lesson, the operation and design of Synchronous Binary Counters will be studied.

Counters In this lesson, the operation and design of Synchronous Binary Counters will be studied. Synchronous Binary Counters (SBC) Description and Operation In its simplest form, a synchronous binary

### LOGIC DESIGN LABORATORY MANUAL

LOGIC DESIGN LABORATORY MANUAL Logic Design Laboratory Manual 1 EXPERIMENT: 1 LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various ICs and their specification.

### Basics of Digital Logic Design

CSE 675.2: Introduction to Computer Architecture Basics of Digital Logic Design Presentation D Study: B., B2, B.3 Slides by Gojko Babi From transistors to chips Chips from the bottom up: Basic building

### University of St. Thomas ENGR 230 ---- Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54

Fall 2005 Instructor Texts University of St. Thomas ENGR 230 ---- Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54 Lab: Section 1: OSS LL14 Tuesday

### Lecture 9: Flip-flops

Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flip-flops and latches Lecture 9: Flip-flops Professor Peter Cheung Department of EEE, Imperial

### In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the current

Module 12 In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the current inputs. The following topics will be on sequential

### Combinational Circuits (Part II) Notes

Combinational Circuits (Part II) Notes This part of combinational circuits consists of the class of circuits based on data transmission and code converters. These circuits are multiplexers, de multiplexers,

### Module 3: Floyd, Digital Fundamental

Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental

### Upon completion of unit 1.1, students will be able to

Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal

### CS 226: Digital Logic Design

CS 226: Digital Logic Design 0 1 1 I S 0 1 0 S Department of Computer Science and Engineering, Indian Institute of Technology Bombay. 1 of 44 Objectives In this lecture we will introduce: 1. Synchronous

### CARCAM Curriculum Gap Analysis Best Practices Guide

CARCAM Curriculum Gap Analysis Best Practices Guide Supported in part by grant # DUE 100303 from the National Science Foundation, Advanced Technology Education Program. Pg 3 - Gap Analysis Instructions

### Today. Sequential logic Latches Flip-flops Counters. Andrew H. Fagg: Embedded Real-Time Systems: Sequential Logic

Today Sequential logic Latches Flip-flops Counters Time Until now: we have essentially ignored the issue of time We have assumed that our digital logic circuits perform their computations instantaneously

### Practical Workbook Digital Logic Design / Logic Design & Switching Theory

Practical Workbook Digital Logic Design / Logic Design & Switching Theory Name : Year : Batch : Roll No : Department: Second edition - 2015 Dept. of Computer & Information Systems Engineering NED University

### Philadelphia University Faculty of Information Technology Department of Computer Science ----- Semester, 2007/2008.

Philadelphia University Faculty of Information Technology Department of Computer Science ----- Semester, 2007/2008 Course Syllabus Course Title: Computer Logic Design Course Level: 1 Lecture Time: Course

### Overview. Ripple Counter Synchronous Binary Counters

Counters Overview Ripple Counter Synchronous Binary Counters Design with D Flip-Flops Design with J-K Flip-Flops Serial Vs. Parallel Counters Up-down Binary Counter Binary Counter with Parallel Load BCD

### Lecture 8: Flip-flops

Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flip-flops and latches Lecture 8: Flip-flops Professor Peter Cheung Department of EEE, Imperial

### Digital Electronics Lab

LAB MANUAL Digital Electronics Lab (EE-224-F) Vikas Sharma (Lab In-charge) Dayal C. Sati (Faculty In-charge) DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page STUDENTS GUIDELINES There is Hr 4

### Sequential Circuits. Chapter 4 S. Dandamudi

Sequential Circuits Chapter 4 S. Dandamudi Outline Introduction Clock signal Propagation delay Latches SR latch Clocked SR latch D latch JK latch Flip flops D flip flop JK flip flop Example chips Example

### Chapter - 5 FLIP-FLOPS AND SIMPLE FLIP-FLOP APPLICATIONS

Chapter - 5 FLIP-FLOPS AND SIMPLE FLIP-FLOP APPLICATIONS Introduction : Logic circuit is divided into two types. 1. Combinational Logic Circuit 2. Sequential Logic Circuit Definition : 1. Combinational

### ASYNCHRONOUS COUNTERS

LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding

### ECE Digital Logic Design. Laboratory Manual

ECE 1315 Digital Logic Design Laboratory Manual Guide to Assembling your Circuits Dr. Fernando Ríos-Gutiérrez Dr. Rocio Alba-Flores Dr. Chris Carroll Department of Electrical and Computer Engineering University

### ENG DIGITAL CIRCUITS AND MICROPROCESSORS (3 lecture hours, 1 design hour) Fall 2015: Tuesday/Thursday 7:00 PM 8:20 PM/8:30 PM 8:55 PM/AR128

ENG 312-02 DIGITAL CIRCUITS AND MICROPROCESSORS (3 lecture hours, 1 design hour) Course Information Professor: Francis Delahanty Fall 2015: Tuesday/Thursday 7:00 PM 8:20 PM/8:30 PM 8:55 PM/AR128 Course

### Operating Manual Ver.1.1

Flip-Flops Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731- 2555643 e mail : info@scientech.bz

### Final Exam review: chapter 4 and 5. Supplement 3 and 4

Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much

### Unit 4 Session - 15 Flip-Flops

Objectives Unit 4 Session - 15 Flip-Flops Usage of D flip-flop IC Show the truth table for the edge-triggered D flip-flop and edge-triggered JK flip-flop Discuss some of the timing problems related to

### Lab 1: Introduction to Combinational Design

Lab : Introduction to Combinational Design. Introduction The purpose of this experiment is to introduce you to the basics of logic gates, positive/negative logic and gate behavior. In this lab, you will

### Department of Computer Science & Technology o14

Department of Computer Science & Technology 23-2o4 64- Digital Electronics Unit : Codes Short Question Define signal. List out the advantages of using digital circuitry. What do you mean by radix of the

### Lecture 11. Registers and Counters

Logic Design Lecture 11. Registers and Counters Prof. Hyung Chul Park & Seung Eun Lee 12.1 Registers and Register Transfers Register- a collection of binary storage elements In theory, a register is sequential

### Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary

### Higher National Unit Specification. General information for centres. Unit title: Digital Electronics. Unit code: DN4E 34

Higher National Unit Specification General information for centres Unit code: DN4E 34 Unit purpose: The Unit is designed to enable candidates to know, understand and apply the basic concepts of digital

### To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital

### Operating Manual Ver.1.1

Code Conversion Binary to Gray Gray to Binary Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-

### Counters. Non-synchronous (asynchronous) counters A 2-bit asynchronous binary counter High

Counters Learning objectives Understanding the operation and characteristics of asynchronous and synchronous counters Analyze counter circuits and counter timing diagrams Determine the sequence of a counter

### CHAPTER 12 REGISTERS AND COUNTERS

CHAPTER 12 REGISTERS AND COUNTERS This chapter in the book includes: Objectives Study Guide 12.1 Registers and Register Transfers 12.2 Shift Registers 12.3 Design of Binary Counters 12.4 Counters for Other

### DR. BABASAHEB AMBEDKAR

DR. BABASAHEB AMBEDKAR MARATHWADA UNIVERSITY, AURANGABAD SYLLABUS B.Sc. FIRST & SECOND SEMESTER [ELECTRONICS (OPTIONAL)] {Effective from June- 2009 onwards} B.Sc. Electronics (Optional) Course Structure

Experiment No. 1. THE DIGI DESIGNER Experiment 1-1. Socket Connections on the Digi Designer Experiment No. 2. LOGIC LEVELS AND THE 7400 QUADRUPLE 2-INPUT POSITIVE NAND GATE Experiment 2-1. Truth Table

### Tutorial 5 Special Combinational Logic Circuit

Tutorial 5 Special Combinational Logic Circuit Question 1 a) What is the function of an adder circuit? b) A half-adder adds two binary bits, true or false? c) A half-adder has a sum output only, true or

### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Lab Manual Digital Electronics Laboratory (EC-39) BACHELOR OF TECHNOLOGY Subject Code: EC 39 Subject Name: Digital Electronics Laboratory Teaching

### Figure 2.4(f): A T flip flop

If the T input is in 0 state (i.e., J = K = 0) prior to a clock pulse, the Q output will not change with the clock pulse. On the other hand, if the T input is in 1 state (i.e., J = K = 1) prior to a clock

### Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.

### Part 1: Logic Design. Tutorial

CPIT2 : Computer Organization and Architecture Course Lectures by Prof. Mohamed Khamis Part : Logic Design Tutorial by Teaching Assistant. Khalid Alharbi Department of Information Technology Faculty of

### DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO

GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS Hex Invertes 74LS04 Quadruple 2 Inputs Gates 74LS00 Triple 3 Inputs Gates 74LS10 Dual 4 Inputs Gates 74LS20 8 Inputs Gates 74LS30 13 Inputs Gates

### Compulsory course for Computer Science

University of Macau Faculty of Science and Technology Department of Computer and Information Science CISB121 Digital Systems Syllabus Part A Course Outline Compulsory course for Computer Science Catalog

### COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits

### Digital Logic Design Sequential circuits

Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief E-mail: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An n-bit register

### DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department

Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and

### Hybrid Electronics Laboratory

Hybrid Electronics Laboratory Design and Simulation of Decoders, Encoders, Multiplexer and Demultiplexer Aim: To study decoders, encoders, multiplexer and demultiplexer. Objectives: 1. Implement and simulate

### LOGICOS SERIE 4000. Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14

LOGICOS SERIE 4000 Precios sujetos a variación Ref. Part # Descripción Precio Foto Ref. A-6-1 CD4001 Quad 2-Input NOR Buffered B Series Gate / PDIP-14 \$ 290 A-6-2 CD4001BCM Quad 2-Input NOR Buffered B

### Digital Systems. Syllabus 8/18/2010 1

Digital Systems Syllabus 1 Course Description: This course covers the design and implementation of digital systems. Topics include: combinational and sequential digital circuits, minimization methods,

### Digital Logic Design Laboratory

Digital Logic Design Laboratory EE2731 Gabriel Augusto Marques Tarquinio de Souza Department of Electrical and Computer Engineering Louisiana State University and Agricultural and Mechanical College Baton

### CHAPTER 3 Boolean Algebra and Digital Logic

CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4

### EXPERIMENT 8. Flip-Flops and Sequential Circuits

EXPERIMENT 8. Flip-Flops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flip-flops and counters.

### Latches and Flip-Flops characterestics & Clock generator circuits

Experiment # 7 Latches and Flip-Flops characterestics & Clock generator circuits OBJECTIVES 1. To be familiarized with D and JK flip-flop ICs and their characteristic tables. 2. Understanding the principles

### COURSE SYLLABUS. PRE-REQUISITES: Take CETT-1303(41052); Minimum grade C, CR.

COURSE SYLLABUS COURSE NUMBER AND TITLE: CETT 1325- Digital Fundamentals COURSE (CATALOG) DESCRIPTION An entry level course in digital electronics covering number systems, binary mathematics, digital codes,

### Digital Logic Design CSE-241

Digital Logic Design CSE-241 Unit 20 3-Bit Synchronous Binary Counter: 2 1 4-Bit Synchronous Binary Counter: 3 DOWN COUNTERS: A synchronous counter that counts in the reverse or downward sequence can be

### Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012

Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6

### Flip-Flops and Sequential Circuit Design

Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6

### ET398 LAB 6. Flip-Flops in VHDL

ET398 LAB 6 Flip-Flops in VHDL Flip-Flops March 3, 2013 Tiffany Turner OBJECTIVE The objectives of this lab are for you to begin the sequential and memory programming using flip flops in VHDL program.

### Digital Systems Laboratory

Digital Systems Laboratory Rev 1.2 Agust 2014 LIST OF EXPERIMENTS 1. INTRODUCTION TO LAB, USING MATERIALS 2. DIGITAL LOGIC GATES 3. INTRODUCTION TO PROTEUS 4. BINARY AND DECIMAL NUMBERS 5. CODE CONVERSION

### Chapter 9 Latches, Flip-Flops, and Timers

ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary

### Shift registers. 1.0 Introduction

Shift registers 1.0 Introduction Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from

### Chapter 4 Combinational Logic

Chapter 4 Combinational Logic Chih-Tsun Huang ( 黃稚存 ) Department of Computer Science National Tsing Hua University Outline Introduction Combinational Circuits Analysis Procedure Design Procedure Binary

### Karnaugh Maps. Example A B C X 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1. each 1 here gives a minterm e.g.

Karnaugh Maps Yet another way of deriving the simplest Boolean expressions from behaviour. Easier than using algebra (which can be hard if you don't know where you're going). Example A B C X 0 0 0 0 0

### Online Development of Digital Logic Design Course

Online Development of Digital Logic Design Course M. Mohandes, M. Dawoud, S. Al Amoudi, A. Abul Hussain Electrical Engineering Department & Deanship of Academic Development King Fahd University of Petroleum

### UNIT I NUMBER SYSTEM AND BINARY CODES

1 UNIT I NUMBER SYSTEM AND BINARY CODES 1.0 Aims and Objectives 1.1 Introduction 1.2 Number System 1.2.1 Decimal Number System 1.2.2 Bi-stable Devices 1.2.3 Binary Number System 1.2.4 Octal number System

### LAB 2: BOOLEAN THEOREMS

LAB 2: BOOLEAN THEOREMS OBJECTIVES 1. To implement DeMorgan's theorems in circuit simplification. 2. To design a combinational logic circuit with simplest logic gates representation using Karnaugh Mapping

### Sequential Logic Design

Lab #4 Sequential Logic Design Objective: To study the behavior and applications of flip flops and basic sequential circuits including shift registers and counters. Preparation: Read the following experiment.

### REGISTERS. Consists of a set of flip-flops (each flip-flop stores one bit of information)

REGISTERS Sequential circuit used to store binary word Consists of a set of flip-flops (each flip-flop stores one bit of information) External gates may be used to control the inputs of the flip-flops: