# Page 2 CK K. Figure 3: JK Flip-flops with asynchronous PRESET and CLEAR inpu CK K. Figure 2: JK Flip-flops with different types of triggering

Save this PDF as:

Size: px
Start display at page:

Download "Page 2 CK K. Figure 3: JK Flip-flops with asynchronous PRESET and CLEAR inpu CK K. Figure 2: JK Flip-flops with different types of triggering"

## Transcription

1 EGR 78 Digital Logic Lab File: N78L9A Lab # 9 Multivibrators A. Objective The objective of this laboratory is to introduce the student to the use of bistable multivibrators (flip-flops), monostable multivibrators (one-shots), and astable multivibrators (clock generators). Switch debouncing is also investigated. B. Materials Breadboard 5V Power Supply Oscilloscope 555 Timer I 7476 Dual Flip-flop Assorted AND, OR, NAND, NOR, XOR, and INVERTER I s Assorted resistors and capacitors available in lab. Introduction Multivibrators A multivibrator is a circuit whose oscillates between logic HIGH and LOW states, either automatically or due to some input. There are three types of multivibrators: ) Bistable multivibrators (flip-flops) - These devices have two stable states ( = and = ). They can easily be switch from one stable state to the other. ) Monostable multivibrators (one-shots) - These devices have one stable state, but they may enter another unstable state for a certain period of. ) Astable multivibrator (clock generator) - These devices oscillate between two unstable states, forming a clock (square wave generator). Flip-Flops A flip-flop is the simplest type of memory cell. Its,, does not depend solely upon its inputs, but also depends on the order in which they are applied. Thus, the flip-flop is not a combinational circuit, but is a sequential circuit. The flip-flop is the key building block of most synchronous sequential circuits. There are four common types of flip-flops. The symbol and truth table for each is shown below. SR flip-flop: flip-flop: D flip-flop: T flip-flop: S D T R S R (t+) (t) (no change) (reset) (set) - - (illegal) (t+) (t) (no change) (reset) (set) (t) (toggle) D (t+) [or (t+) = D] T (t+) (t) (t) (no toggle) (toggle) Figure : Four common types of flip-flops

2 Page Flip-flops are synchronous devices meaning that the responds to the synchronous inputs (S, R,,, D, or T) only on certain clock edges. There are three main types of triggering: ) positive-edge triggering - the can only change on the positive (rising) edge of the clock (due to the values of the synchronous inputs). ) negative-edge triggering - the can only change on the negative (falling) edge of the clock (due to the values of the synchronous inputs). ) master-slave triggering - the synchronous inputs are read on the positive edge of the clock, but the does not respond until the negative edge of the clock. The type of triggering is somes indicated by the symbol. Shown below in Figure are flip-flops with all three types of triggering. Positive-edge triggered: Negative-edge triggered: Master-slave triggered: Figure : Flip-flops with different types of triggering Flip-flops often have asynchronous inputs available also. These inputs are not synchronized with the clock, therefore, the may respond immediately to changes in these inputs. There are two types of asynchronous inputs commonly used: ) PRESET (also called SET) - used to preset the to ) LEAR (also called RESET) - used to clear the (set to ) Asynchronous inputs are often active-low. Therefore, they are typically tied HIGH for normal flip-flop operation. The PRESET or LEAR may be momentarily set LOW to initialize the flipflop to some desired initial value. The symbol for a flip-flop often show the asynchronous inputs as indicated below in Figure. PR L Figure : Flip-flops with asynchronous PRESET and LEAR inpu

3 Page Debounced Switches If the input to a flip-flop or sequential circuit is applied with a switch, it is important that the switch is debounced so that only a single transition occurs when the switch is thrown such as is shown in Figure 4A. The contacts in a simple switch will bounce for several milliseconds before settling down allowing several transitions to occur such as is shown in Figure 4B. Since a negative-edge triggered flip-flop reacts to each falling edge of the input clock, the input in Figure 4A would clock the flip-flop only once, whereas the input in Figure 4B would clock the flipflop three s. switch thrown switch thrown HIGH HIGH HIGH HIGH LOW t LOW LOW LOW t Figure 4A - Debounced switch Figure 4B - Switch with contact bounce Figure 5 shows three circuits that can be used to debounce switches. PR 74 L 74 Figure 5A: Debounced switch using a flip-flop Figure 5B: Debounced switch using NAND gates Figure 5: Debounced switch using inverters

4 Page Timer The 555 r circuit is a popular I that can be used to implement astable and monostable multivibrator circuits as well as other circuits. The 555 is a linear I (like an operational amplifier or a voltage regulator) rather than a digital I, thus it does not necessarily use TTL voltage levels. In fact, the supply voltage for the 555 can range from 4.5V to 8V. If a 5V supply if used, it can easily interface with TTL circuits. A simplified equivalent circuit for the 555 r is shown below in Figure 6. Vcc 8 Reset 4 ontrol Trigger 5 Upper omparator _ + _ + Lower omparator flipflop Driver 6 Threshold 7 Discharge Ground Figure 6: 555 Timer Simplified Block Diagram 555 Timer configured as an astable multivibrator The 555 r configured as an astable multivibrator (clock generator) is shown below in Figure 7. The device operates essentially as follows: ) The capacitor charges until it reaches (/) causing the upper comparator to LEAR the flip-flop (which sets the LOW). ) The capacitor discharges until it reaches (/) causing the lower comparator to PRESET the flip-flop (which sets the HIGH). Vcc R A 8 Vcc 7 Discharge 4 Reset R B 6 Threshold ontrol 5 Trigger Ground. uf Figure 7: 555 Timer connected as an astable multivibrator (clock generator)

5 Page 5 Shown in Figure 8 are the capacitor and waveforms for the astable multivibrator (clock generator). apacitor [ - e -t/[(r A + R B )] ] + e -t/( R B ) T T H T L Figure 8: apacitor and waveforms for an astable multivibrator (clock generator) The charge is given by: T =.69(R + R ) H A B The discharge is given by: T =.69(R ) L B The total period is given by: T = T + T =.69(R + R ) H L A B The frequency of oscillation is given by: f =.44 ( R + R ) A B And the duty cycle is given by: D = T H T = R A + RB R + R x % Note that a 5% duty cycle can be almost achieved by picking R B >> R A. Example: If =. µf, R A = 5 kω, and R B = 4.4 kω, then T H = 65.4 µs, T L = 4.9 µs, T = 956. µs, f = 46 Hz, and D = 68. % 555 Timer configured as a monostable multivibrator A monostable multivibrator (one-shot) is a device that will a HIGH pulse for a specified duration of each that the input is triggered. The 555 r configured as a one-shot is shown below in Figure 9. The device operates essentially as follows: ) An input trigger causes the lower comparator to SET the flip-flop which makes the HIGH and turns OFF the transistor which allows the capacitor to begin charging. ) The capacitor charges until it reaches (/) causing the upper comparator to LEAR the flip-flop which shorts out the capacitor and forces the LOW. A B

6 Vcc Page 6 R 8 Vcc 7 Discharge 4 Reset 6 Threshold ontrol 5 input trigger pulse Trigger Ground. uf Figure 9: 555 Timer connected as a monostable multivibrator (one-shot) Shown in Figure are the input trigger, capacitor, and waveforms for the monostable multivibrator (one-shot). Input Trigger falling edge triggers the one-shot apacitor [ - e -t/(r) ] T Figure : Input trigger, capacitor, and waveforms for a monostable multivibrator (one-shot) The width of the pulse is given by : T =.R (solve for t when [ - e -t/r ] = (/) ) Example: If =. µf and R = 47 kω, then T =.(47 kω)(. µf) = 5.7 ms. So, each the one-shot is triggered, an pulse with a duration of 5.7 ms is produced.

7 Page 7 D. Preliminary Work. Design a one-shot using a 555 r that will generate an pulse that is HIGH for A.B seconds, where A, B, and are the last non-zero unique digits of your SSN in Hz. For example, if your SSN is , then the pulse should last for 8.4 seconds. Pick a capacitor value that is available in lab (see the list of available capacitor values in the Pinouts handout) or use a capacitor value that you have and use resistance values between kω and MΩ. Generate full circuit documentation for the circuit. Include a debounced switch at the input and an LED at the.. Design a clock generator using a 555 r that will generate a clock with a frequency equal to the last non-zero digits of your SSN in Hz. For example, if your SSN is , then the frequency is 84 Hz.. Use a duty cycle that is somewhat close to 5% (calculate its exact value). Pick a capacitor value that is available in lab (or one that you have) and use resistance values between kω and MΩ. Generate full circuit documentation for the circuit. E. Laboratory Work. onstruct a debounced switch using NAND gates as shown in Figure 5B. Test its operation (simply to see if it produces HIGH and LOW s as the switch is moved).. onnect a flip-flop using a 7476 and test it to complete the truth table shown below. Use a debounced switch to clock the flip-flop. Were the results as expected? (t) (t+). onnect the one-shot designed in step of the Preliminary Work according to the wire table generated. Measure the exact value of all resistors and capacitors used. Record the designed values and the measured values in a table. Test the one-shot and record the duration of the pulse and compare it to the designed value. Demonstrate proper operation of the circuit to the instructor. In your report, recalculate the expected for the using the measured component values and compare the to measured using a stop watch in lab. 4. onnect the clock generator designed in step of the Preliminary Work according to the wire table generated. Measure the exact value of all resistors and capacitors used. Record the designed values and the measured values in a table. View and accurately sketch the clock pulse and the capacitor voltage. Measure values for T H, T L, T, D, and f from the oscilloscope. ompare these to calculated values using measured component values. Demonstrate proper operation of the circuit to the instructor.

8 Page 8 5. onnect the of the clock generator in the previous step to the clock input of a flip-flop in the toggle mode as shown in Figure. View the of the clock generator and the of the flip-flop simultaneously (the clock near the top of the screen and the flip-flop near the bottom) and accurately sketch the results. From the sketch can you tell if the flip-flop is positive or negative edge triggered? Discuss how the frequency of the flip-flop compares with the frequency of the clock. A flip-flop in the toggle mode is somes called a divide-by- circuit. Why? 555 r clock generator Figure : 555 clock generator and flip-flop in the toggle mode ( = = )

### Digital Fundamentals

igital Fundamentals with PL Programming Floyd Chapter 9 Floyd, igital Fundamentals, 10 th ed, Upper Saddle River, NJ 07458. All Rights Reserved Summary Latches (biestables) A latch is a temporary storage

### Laboratory 4: Feedback and Compensation

Laboratory 4: Feedback and Compensation To be performed during Week 9 (Oct. 20-24) and Week 10 (Oct. 27-31) Due Week 11 (Nov. 3-7) 1 Pre-Lab This Pre-Lab should be completed before attending your regular

### Upon completion of unit 1.1, students will be able to

Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal

### css Custom Silicon Solutions, Inc.

css Custom Silicon Solutions, Inc. GENERAL PART DESCRIPTION The is a micropower version of the popular timer IC. It features an operating current under µa and a minimum supply voltage of., making it ideal

### EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,

### 1.1 The 7493 consists of 4 flip-flops with J-K inputs unconnected. In a TTL chip, unconnected inputs

CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-246 Digital Logic Lab EXPERIMENT 1 COUNTERS AND WAVEFORMS Text: Mano, Digital Design, 3rd & 4th Editions, Sec.

### DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO

GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS Hex Invertes 74LS04 Quadruple 2 Inputs Gates 74LS00 Triple 3 Inputs Gates 74LS10 Dual 4 Inputs Gates 74LS20 8 Inputs Gates 74LS30 13 Inputs Gates

### Flip-Flops, Registers, Counters, and a Simple Processor

June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number

### Application Note SX8122. 1V Timer (Next Gen 555) Application Note AN8122-1. Advanced Communications and Sensing

Application Note 1V Timer (Next Gen 555) Page 1 1. Introduction The is a new kind of timer based on a precise clock and an analog to digital converter. Its simple architecture is making possible to have

### Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

Dr. Greg Tumbush, gtumbush@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement

### SAULTCOLLEGE of AppliedArtsand Technology COURSEOUTLINE

SAULTCOLLEGE of AppliedArtsand Technology. ti SaultSte. Marie COURSEOUTLINE PULSE CIRCUITS ELN 211-3 revised June, 1982 by N. Barker.- - - - - -- "---- - -. --- ElN 211-3 PULSECIRCUITS' TEXTS: Semiconductor

### Ignition Alert Anti-Theft Security System for Motorbikes with Remote Control Amit Yadav, Anushri Jha, Neelesh Gupta amitrinku007@yahoo.

Ignition Alert Anti-Theft Security System for Motorbikes with Remote Control Amit Yadav, Anushri Jha, Neelesh Gupta amitrinku007@yahoo.com Abstract There are many vehicle security system are available

### Basic Op Amp Circuits

Basic Op Amp ircuits Manuel Toledo INEL 5205 Instrumentation August 3, 2008 Introduction The operational amplifier (op amp or OA for short) is perhaps the most important building block for the design of

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

### Development of a Simple Sound Activated Burglar Alarm System

[ Leonardo Journal of Sciences ISSN 1583-0233 Issue 9, July-December 2006 p. 97-102 Development of a Simple Sound Activated Burglar Alarm System Department of Electrical and Computer Engineering, Federal

### TEA1024/ TEA1124. Zero Voltage Switch with Fixed Ramp. Description. Features. Block Diagram

Zero Voltage Switch with Fixed Ramp TEA04/ TEA4 Description The monolithic integrated bipolar circuit, TEA04/ TEA4 is a zero voltage switch for triac control in domestic equipments. It offers not only

### CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger General Description The CD4093B consists of four Schmitt-trigger circuits Each circuit functions as a 2-input NAND gate with Schmitt-trigger action on

### Content Map For Career & Technology

Content Strand: Applied Academics CT-ET1-1 analysis of electronic A. Fractions and decimals B. Powers of 10 and engineering notation C. Formula based problem solutions D. Powers and roots E. Linear equations

### Lecture-3 MEMORY: Development of Memory:

Lecture-3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,

### Course Guide Electronics AS LEVEL

I have come that you might have life & have it to the full John 10 v10 Twyford Church of England High School Course Guide Electronics AS LEVEL Academic year commencing September 2014 Contents 1. COURSE

### Study Guide for the Electronics Technician Pre-Employment Examination

Bay Area Rapid Transit District Study Guide for the Electronics Technician Pre-Employment Examination INTRODUCTION The Bay Area Rapid Transit (BART) District makes extensive use of electronics technology

### HCC4541B HCF4541B PROGRAMMABLE TIMER

HCC4541B HCF4541B PROGRAMMABLE TIMER 16 STAGE BINARI COUNTER LOW SYMMETRICAL OUTPUT RESISTANCE, TYPICALLY 100 OHM AT DD = 15 OSCILLATOR FREQUENCY RANGE : DC TO 100kHz AUTO OR MASTER RESET DISABLES OSCIL-

### Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary

### Programmable Single-/Dual-/Triple- Tone Gong SAE 800

Programmable Single-/Dual-/Triple- Tone Gong Preliminary Data SAE 800 Bipolar IC Features Supply voltage range 2.8 V to 18 V Few external components (no electrolytic capacitor) 1 tone, 2 tones, 3 tones

### VCE Physics and VCE Systems Engineering: Table of electronic symbols

VCE Physics and VCE Systems Engineering: Table of electronic symbols In response to requests from teachers the VCAA has produced a table of commonly used electronic symbols. Practicing teachers have provided

### PB-505. Advanced Analog & Digital Design Workstation Instruction Manual

PB-505 Advanced Analog & Digital Design Workstation Instruction Manual Revision: 2/2011 2 Features & Applications The PB-505 Advanced Circuit Design Workstation is a robust electronics trainer suitable

### PB-503. Analog & Digital Design Workstation Instruction Manual

PB-503 Analog & Digital Design Workstation Instruction Manual 10/2011 2 FEATURES & APPLICATIONS The PB-503 Analog & Digital Design Workstation is a robust electronics trainer suitable for all levels of

### AP-1 Application Note on Remote Control of UltraVolt HVPS

Basics Of UltraVolt HVPS Output Voltage Control Application Note on Remote Control of UltraVolt HVPS By varying the voltage at the Remote Adjust Input terminal (pin 6) between 0 and +5V, the UV highvoltage

### LOGICOS SERIE 4000. Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14

LOGICOS SERIE 4000 Precios sujetos a variación Ref. Part # Descripción Precio Foto Ref. A-6-1 CD4001 Quad 2-Input NOR Buffered B Series Gate / PDIP-14 \$ 290 A-6-2 CD4001BCM Quad 2-Input NOR Buffered B

### FEATURES DESCRIPTION APPLICATIONS BLOCK DIAGRAM. PT2248 Infrared Remote Control Transmitter

Infrared Remote Control Transmitter DESCRIPTION PT2248 is an infrared remote control transmitter utilizing CMOS Technology. It is capable of 18 functions and a total of 75 commands. Single-shot and continuous

### Small Scale Renewable Energy Control Systems

Small Scale Renewable Energy Control Systems Brent Crowhurst Renewable Energy Program Coordinator Falls Brook Centre, New Brunswick, Canada Nordic Folkecenter for Renewable Energy November 2006 - April

### DP8570A DP8570A Timer Clock Peripheral (TCP)

DP8570A DP8570A Timer Clock Peripheral (TCP) Literature Number: SNAS557 DP8570A Timer Clock Peripheral (TCP) General Description The DP8570A is intended for use in microprocessor based systems where information

Theft preventer alarm Click here for Circuit Diagram. This circuit utilising a 555 timer IC can be used as an alarm system to prevent the theft of your luggage, burglars breaking into your house etc. The

### REPORT ON CANDIDATES WORK IN THE CARIBBEAN ADVANCED PROFICIENCY EXAMINATION MAY/JUNE 2008 ELECTRICAL AND ELECTRONIC TECHNOLOGY (TRINIDAD AND TOBAGO)

CARIBBEAN EXAMINATIONS COUNCIL REPORT ON CANDIDATES WORK IN THE CARIBBEAN ADVANCED PROFICIENCY EXAMINATION MAY/JUNE 2008 ELECTRICAL AND ELECTRONIC TECHNOLOGY (TRINIDAD AND TOBAGO) Copyright 2008 Caribbean

### Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of applications such as home appliances, medical, automotive,

### LM139/LM239/LM339/LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators

Low Power Low Offset Voltage Quad Comparators General Description The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mv max for

### Understanding Power Impedance Supply for Optimum Decoupling

Introduction Noise in power supplies is not only caused by the power supply itself, but also the load s interaction with the power supply (i.e. dynamic loads, switching, etc.). To lower load induced noise,

### ELABOTrainingsSysteme Aus- und Weiterbildung GmbH. Electrical Engineering Electronics Digital Technology. www.elabo-ts.com

Aus- und Weiterbildung GmbH Electrical Engineering Electronics Digital Technology www.elabo-ts.com Principles of Electrical Engineering... Analysis of electrical-engineering systems on component level

### Standart TTL, Serie 74... Art.Gruppe 13.15. 1...

Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... 7400 Quad 2-Input Nand Gate (TP) DIL14 7402 Quad 2 Input Nor Gate (TP) DIL14 7403 Quad 2 Input Nand Gate (OC) DIL14 7404 Hex Inverter

### Supply voltage Supervisor TL77xx Series. Author: Eilhard Haseloff

Supply voltage Supervisor TL77xx Series Author: Eilhard Haseloff Literature Number: SLVAE04 March 1997 i IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to

### Special Lecture. Basic Stamp 2 Programming. (Presented on popular demand)

Special Lecture Basic Stamp 2 Programming (Presented on popular demand) Programming Environment Servo Motor: How It Work? The editor window consists of the main edit pane with an integrated explorer panel

### CMOS Power Consumption and C pd Calculation

CMOS Power Consumption and C pd Calculation SCAA035B June 1997 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or

### Timing Methodologies (cont d) Registers. Typical timing specifications. Synchronous System Model. Short Paths. System Clock Frequency

Registers Timing Methodologies (cont d) Sample data using clock Hold data between clock cycles Computation (and delay) occurs between registers efinition of terms setup time: minimum time before the clocking

### Reading: HH Sections 4.11 4.13, 4.19 4.20 (pgs. 189-212, 222 224)

6 OP AMPS II 6 Op Amps II In the previous lab, you explored several applications of op amps. In this exercise, you will look at some of their limitations. You will also examine the op amp integrator and

### MADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

Features Functional Schematic High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost 4x4 mm, 20-lead PQFN Package 100% Matte

### AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD)

AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD) Samuel Lakeou, University of the District of Columbia Samuel Lakeou received a BSEE (1974) and a MSEE (1976)

### DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits

### Experiment teaching of digital electronic technology using Multisim 12.0

World Transactions on Engineering and Technology Education Vol.12, No.1, 2014 2014 WIETE Experiment teaching of digital electronic technology using Multisim 12.0 Qiu-xia Liu Heze University Heze, Shandong,

### CoE3DJ4 Digital Systems Design. Chapter 4: Timer operation

CoE3DJ4 Digital Systems Design Chapter 4: Timer operation Timer There are two 16-bit timers each with four modes of operation Timers are used for (a) interval timing, (b) event counting or (c) baud rate

### EB215E Printed Circuit Board Layout for Improved Electromagnetic Compatibility

Printed Circuit Board Layout for Improved Author: Eilhard Haseloff Date: 10.07.96 Rev: * The electromagnetic compatibility (EMC) of electronic circuits and systems has recently become of increasing significance.

### PROGETTO DI SISTEMI ELETTRONICI DIGITALI. Digital Systems Design. Digital Circuits Advanced Topics

PROGETTO DI SISTEMI ELETTRONICI DIGITALI Digital Systems Design Digital Circuits Advanced Topics 1 Sequential circuit and metastability 2 Sequential circuit - FSM A Sequential circuit contains: Storage

### Electronics Technology

Teacher Assessment Blueprint Electronics Technology Test Code: 5907 / Version: 01 Copyright 2011 NOCTI. All Rights Reserved. General Assessment Information Blueprint Contents General Assessment Information

### Annex: VISIR Remote Laboratory

Open Learning Approach with Remote Experiments 518987-LLP-1-2011-1-ES-KA3-KA3MP Multilateral Projects UNIVERSITY OF DEUSTO Annex: VISIR Remote Laboratory OLAREX project report Olga Dziabenko, Unai Hernandez

### 74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

Rev. 9 19 January 2015 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with

### Course: Bachelor of Science (B. Sc.) 1 st year. Subject: Electronic Equipment Maintenance. Scheme of Examination for Semester 1 & 2

UPDATED SCHEME OF EXAMS. & SYLLABI FOR B.SC. Course: Bachelor of Science (B. Sc.) 1 st year Subject: Electronic Equipment Maintenance Scheme of Examination for Semester 1 & 2 (i) Theory: Two papers of

EE552 Advanced Logic Design and Switching Theory Metastability by Ashirwad Bahukhandi (Ashirwad Bahukhandi) bahukhan@usc.edu This is an overview of what metastability is, ways of interpreting it, the issues

### DS1307ZN. 64 x 8 Serial Real-Time Clock

DS137 64 x 8 Serial Real-Time Clock www.maxim-ic.com FEATURES Real-time clock (RTC) counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap-year compensation valid

### Clocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1

ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05

### Creating a Usable Power Supply from a Solar Panel

Creating a Usable Power Supply from a Solar Panel An exploration in DC- DC converters By Kathleen Ellis Advised by Dr. Derin Sherman Department of Physics, Cornell College November 21, 2012 Introduction

### Evaluation Board for the AAT1275 Boost Converter with USB Power Switch

Introduction EVALUATION BOARD DATA SHEET The AAT1275 evaluation board provides a platform for test and evaluation of the AAT1275 switching boost converter with USB Power Switch. The evaluation board demonstrates

### Current Loop Tuning Procedure. Servo Drive Current Loop Tuning Procedure (intended for Analog input PWM output servo drives) General Procedure AN-015

Servo Drive Current Loop Tuning Procedure (intended for Analog input PWM output servo drives) The standard tuning values used in ADVANCED Motion Controls drives are conservative and work well in over 90%

### PROGETTO DI SISTEMI ELETTRONICI DIGITALI. Digital Systems Design. Digital Circuits Advanced Topics

PROGETTO DI SISTEMI ELETTRONICI DIGITALI Digital Systems Design Digital Circuits Advanced Topics 1 Sequential circuit and metastability 2 Sequential circuit A Sequential circuit contains: Storage elements:

### In-System Programming Design TM. Guidelines for ispjtag Devices. Introduction. Device-specific Connections. isplsi 1000EA Family.

In-System Design TM February 2002 Introduction In-system programming (ISP ) has often been billed as a direct replacement for configuring a device through a programmer. The idea that devices can simply

### FEATURES DESCRIPTION APPLICATIONS BLOCK DIAGRAM. PT2272 Remote Control Decoder

Remote Control Decoder DESCRIPTION PT2272 is a remote control decoder paired with PT2262 utilizing CMOS Technology. It has 12-bit of tri-state address pins providing a maximum of 531,441 (or 312) address

### A Multichannel Storage Capacitor System for Processing of Fast Simultaneous Signals. Atsushi Ogata. IPPJ-T-16 Oct. 1973

A Multichannel Storage Capacitor System for Processing of Fast Simultaneous Signals Atsushi Ogata IPPJ-T-16 Oct. 1973 A Multichannel Storage Capacitor System for Processing of Fast Simultaneous Signals

### PowerAmp Design. PowerAmp Design PAD135 COMPACT HIGH VOLATGE OP AMP

PowerAmp Design COMPACT HIGH VOLTAGE OP AMP Rev G KEY FEATURES LOW COST SMALL SIZE 40mm SQUARE HIGH VOLTAGE 200 VOLTS HIGH OUTPUT CURRENT 10A PEAK 40 WATT DISSIPATION CAPABILITY 200V/µS SLEW RATE APPLICATIONS

### SC603 CHARGE PUMP REGULATOR WITH SELECTABLE 5.0V/4.5V OUTPUT POWER MANAGEMENT

Description The SC603 is a versatile charge pump designed for use in battery operated power supply applications. The wide input range is matched for Li-Ion battery applications. nly two tiny ceramic bucket

### Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students

Session: 2220 Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students Adam S. El-Mansouri, Herbert L. Hess, Kevin M. Buck, Timothy Ewers Microelectronics

### Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates

### A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION

35'th Annual Precise Time and Time Interval (PTTI) Systems and Applications Meeting San Diego, December 2-4, 2003 A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION Józef Kalisz and Ryszard Szplet

### The 104 Duke_ACC Machine

The 104 Duke_ACC Machine The goal of the next two lessons is to design and simulate a simple accumulator-based processor. The specifications for this processor and some of the QuartusII design components

### ARM Thumb Microcontrollers. Application Note. Software ISO 7816 I/O Line Implementation. Features. Introduction

Software ISO 7816 I/O Line Implementation Features ISO 7816-3 compliant (direct convention) Byte reception and transmission with parity check Retransmission on error detection Automatic reception at the

### Apprentice Telecommunications Technician Test (CTT) Study Guide

Apprentice Telecommunications Technician Test (CTT) Study Guide 1 05/2014 Study Guide for Pacific Gas & Electric Company Apprentice Telecommunications Technician Qualifying Test (CTT) About the Test The

### Application Note AN-1187

Application Note AN-1187 IR3230 Sensorless BLDC Motor Drive By Alex Lollio Table of Contents Application Note AN-1234... 1 Introduction... 2 Basic Working Principle... 3 Motor Control... 4 Motor Control

a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board

### AAT3520/2/4 MicroPower Microprocessor Reset Circuit

General Description Features PowerManager The AAT3520 series of PowerManager products is part of AnalogicTech's Total Power Management IC (TPMIC ) product family. These microprocessor reset circuits are

### SERIES-PARALLEL DC CIRCUITS

Name: Date: Course and Section: Instructor: EXPERIMENT 1 SERIES-PARALLEL DC CIRCUITS OBJECTIVES 1. Test the theoretical analysis of series-parallel networks through direct measurements. 2. Improve skills

### CLASS-D VERTICAL DEFLECTION AMPLIFIER FOR TV AND MONITOR APPLICATION OUT CFLY + CFLY - BOOT VREG FEEDCAP FREQ. July 2001 1/8

CLASS-D VERTICAL DEFLECTION AMPLIFIER FOR TV AND MONITOR APPLICATION FEATURES PRELIMINARY DATA HIGH EFFICIENCY POWER AMPLIFIER NO HEATSINK SPLIT SUPPLY INTERNAL FLYBACK GENERATOR OUTPUT CURRENT UP TO.5

### The Programming Interface

: In-System Programming Features Program any AVR MCU In-System Reprogram both data Flash and parameter EEPROM memories Eliminate sockets Simple -wire SPI programming interface Introduction In-System programming

### International Journal of Electronics and Computer Science Engineering 1482

International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant

### CMOS, the Ideal Logic Family

CMOS, the Ideal Logic Family INTRODUCTION Let s talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have

### Fig.1. A basic inductance and capacitance. (CR) oscillator.

Constructional Project PIC LCF METER JOHN BECKER Simple monitoring of inductance, capacitance and frequency values HIS simple PIC-based unit was designed to measure and display the Tvalues of inductors

### Module 11: Conducted Emissions

Module 11: Conducted Emissions 11.1 Overview The term conducted emissions refers to the mechanism that enables electromagnetic energy to be created in an electronic device and coupled to its AC power cord.

### ICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.

ICL August V Powered, Dual RS Transmitter/Receiver Features Meets All RSC and V. Specifications Requires Only Single V Power Supply Onboard Voltage Doubler/Inverter Low Power Consumption Drivers ±V Output

### Considering the effects of UPS operation with leading power factor loads

Considering the effects of UPS operation with leading power factor loads Over the past five years, a new generation of data processing and communications equipment has become prevalent in modern data centers

### Description. Features. Applications

Description The PT2249A / PT2250A Series are infra-red remote control receivers utilizing CMOS Technology. Remote Control System can be constructed together with the PT2248 remote control encoder. The

### TDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS

CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS Fold-Back Characteristic provides Overload Protection for External Diodes Burst Operation under Short-Circuit and no Load Conditions

### TSL213 64 1 INTEGRATED OPTO SENSOR

TSL 64 INTEGRATED OPTO SENSOR SOES009A D4059, NOVEMBER 99 REVISED AUGUST 99 Contains 64-Bit Static Shift Register Contains Analog Buffer With Sample and Hold for Analog Output Over Full Clock Period Single-Supply

### MADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over

### Sequential Circuits. Combinational Circuits Outputs depend on the current inputs

Principles of VLSI esign Sequential Circuits Sequential Circuits Combinational Circuits Outputs depend on the current inputs Sequential Circuits Outputs depend on current and previous inputs Requires separating

### EE101 Labs and ECEbot Assembly/Testing Instructions

EE101 Labs and ECEbot Assembly/Testing Instructions by Montana State University Department of Electrical and Computer Engineering A Montana Space Grant Consortium Project December 3, 2008 Beginning in

### POCKET SCOPE 2. The idea 2. Design criteria 3

POCKET SCOPE 2 The idea 2 Design criteria 3 Microcontroller requirements 3 The microcontroller must have speed. 3 The microcontroller must have RAM. 3 The microcontroller must have secure Flash. 3 The

### Computer Architecture

Computer Architecture Random Access Memory Technologies 2015. április 2. Budapest Gábor Horváth associate professor BUTE Dept. Of Networked Systems and Services ghorvath@hit.bme.hu 2 Storing data Possible

INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

### Lecture 11: Sequential Circuit Design

Lecture 11: Sequential Circuit esign Outline Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time Borrowing Two-Phase Clocking 2 Sequencing Combinational logic output depends on current

### Series AMLDL-Z Up to 1000mA LED Driver

FEATURES: Click on Series name for product info on aimtec.com Series Up to ma LED Driver Models Single output Model Input Voltage (V) Step Down DC/DC LED driver Operating Temperature range 4ºC to 85ºC