Digital Logic Design


 Mark Lucas
 1 years ago
 Views:
Transcription
1 Digital Logic Design: An Embedded Systems Approach Using VHDL Chapter 1 Introduction and Methodology Portions of this work are from the book, Digital Logic Design: An Embedded Systems Approach Using VHDL, by Peter J. Ashenden, published by Morgan Kaufmann Publishers, Copyright 2007 Elsevier Inc. All rights reserved. Digital Logic Design Digital: circuits that use two voltage levels to represent information Logic: use truth values and logic to analyze circuits Design: meeting functional requirements while satisfying constraints Constraints: performance, size, power, cost, etc. Digital Logic Design. Lecture 1 2 KU EECS 140/141 1
2 Design using Abstraction Circuits contain millions of transistors How can we manage this complexity? Abstraction Focus on aspects relevant aspects, ignoring other aspects Don t break assumptions that allow aspect to be ignored! Examples: Transistors are on or off Voltages are low or high Digital Logic Design. Lecture 1 3 Digital Systems Electronic circuits that use discrete representations of information Discrete in space and time Digital Logic Design. Lecture 1 4 KU EECS 140/141 2
3 Embedded Systems Most realworld digital systems include embedded computers Processor cores, memory, I/O Different functional requirements can be implemented by the embedded software by specialpurpose attached circuits Tradeoff among cost, performance, power, etc. Digital Logic Design. Lecture 1 5 Binary Representation Basic representation for simplest form of information, with only two states a switch: open or closed a light: on or off a microphone: active or muted a logical proposition: false or true a binary (base 2) digit, or bit: 0 or 1 Digital Logic Design. Lecture 1 6 KU EECS 140/141 3
4 Binary Representation: Example +V switch_pressed Signal represents the state of the switch highvoltage => pressed, lowvoltage => not pressed Equally, it represents state of the lamp lamp_lit = switch_pressed Digital Logic Design. Lecture 1 7 Binary Representation: Example +V lamp_enabled lamp_lit sensor dark dark: it s night time lamp_enabled: turn on lamp at night lamp_lit: lamp_enabled AND dark Logically: day time => NOT lamp_lit Digital Logic Design. Lecture 1 8 KU EECS 140/141 4
5 Basic Gate Components Primitive components for logic design AND gate OR gate 0 1 inverter multiplexer Digital Logic Design. Lecture 1 9 Combinational Circuits Circuit whose output values depend purely on current input values >30 C vat 0 >25 C low level >30 C 0 1 buzzer +V vat 1 >25 C select vat 1 low level select vat 0 Digital Logic Design. Lecture 1 10 KU EECS 140/141 5
6 Sequential Circuits Circuit whose output values depend on current and previous input values Include some form of storage of values Nearly all digital systems are sequential Mixture of gates and storage components Combinational parts transform inputs and stored values Digital Logic Design. Lecture 1 11 Flipflops and Clocks Edgetriggered Dflipflop stores one bit of information at a time rising edge falling edge D clk Q clk 0 1 D 0 1 Q 0 1 Timing diagram Graph of signal values versus time Digital Logic Design. Lecture 1 12 KU EECS 140/141 6
7 RealWorld Circuits Assumptions behind digital abstraction ideal circuits, only two voltages, instantaneous transitions, no delay Greatly simplify functional design Constraints arise from real components and realworld physics Meeting constraints ensures circuits are ideal enough to support abstractions Digital Logic Design. Lecture 1 13 Integrated Circuits (ICs) Circuits formed on surface of silicon wafer Minimum feature size reduced in each technology generation Currently 90nm, 65nm Moore s Law: increasing transistor count CMOS: complementary MOSFET circuits +V input output Digital Logic Design. Lecture 1 14 KU EECS 140/141 7
8 Logic Levels Actual voltages for low and high Example: 1.4V threshold for inputs 1.5V 1.0V 0.5V receiver threshold nominal 1.4V threshold 2.5V 2.0V 1.5V 1.0V 0.5V signal with added noise logic high threshold driven signal logic low threshold Digital Logic Design. Lecture 1 15 Logic Levels TTL logic levels with noise margins 2.5V 2.0V 1.5V 1.0V 0.5V signal with added noise V OH V IH driven signal V IL V OL noise margin noise margin V OL : output low voltage V OH : output high voltage V IL : input low voltage V IH : input high voltage Digital Logic Design. Lecture 1 16 KU EECS 140/141 8
9 Static Load and Fanout Current flowing into or out of an output +V R1 SW1 SW0 R0 output High: SW1 closed, SW0 open Voltage drop across R1 Too much current: V O < V OH Low: SW0 closed, SW1 open Voltage drop across R0 Too much current: V O > V OL Fanout: number of inputs connected to an output determines static load Digital Logic Design. Lecture 1 17 Capacitive Load and Prop Delay Inputs and wires act as capacitors +V R1 output input 3.0V 2.0V t r t f V OH SW1 1.0V V OL SW0 R0 C in tr: rise time tf: fall time tpd: propagation delay delay from input transition to output transition Digital Logic Design. Lecture 1 18 KU EECS 140/141 9
10 Other Constraints Wire delay: delay for transition to traverse interconnecting wire Flipflop timing delay from clk edge to Q output D stable before and after clk edge Power current through resistance => heat must be dissipated, or circuit cooks! Digital Logic Design. Lecture 1 19 Area and Packaging Circuits implemented on silicon chips Larger circuit area => greater cost Chips in packages with connecting wires More wires => greater cost Package dissipates heat Packages interconnected on a printed circuit board (PCB) Size, shape, cooling, etc, constrained by final product Digital Logic Design. Lecture 1 20 KU EECS 140/141 10
11 Models Abstract representations of aspects of a system being designed Allow us to analyze the system before building it Example: Ohm s Law V = I R Represents electrical aspects of a resistor Expressed as a mathematical equation Ignores thermal, mechanical, materials aspects Digital Logic Design. Lecture 1 21 VHDL VHSIC Hardware Description Language a computer language for modeling behavior and structure of digital systems Electronic Design Automation (EDA) using VHDL Design entry: alternative to schematics Verification: simulation, proof of properties Synthesis: automatic generation of circuits Digital Logic Design. Lecture 1 22 KU EECS 140/141 11
12 Entity Declarations Describes input and outputs of a circuit >30 C above_30_0 temp_bad_0 >25 C low level >30 C or_0a inv_0 above_25_0 below_25_0 low_level_0 above_30_1 temp_bad_1 or_0b wake_up_0 select_mux 0 buzzer 1 buzzer >25 C low level inv_1 above_25_1 below_25_1 low_level_1 or_1a or_1b wake_up_1 select_vat_1 +V Digital Logic Design. Lecture 1 23 Entity Declarations library ieee; use ieee.std_logic_1164.all; entity vat_buzzer is port ( above_25_0, above_30_0, low_level_0 : in std_logic; above_25_1, above_30_1, low_level_1 : in std_logic; select_vat_1 : in std_logic; buzzer : out std_logic ); end entity vat_buzzer; Digital Logic Design. Lecture 1 24 KU EECS 140/141 12
13 Structural Architectures library dld; use dld.gates.all; architecture struct of vat_buzzer is signal below_25_0, temp_bad_0, wake_up_0 : std_logic; signal below_25_1, temp_bad_1, wake_up_1 : std_logic; begin  components for vat 0 inv_0 : inv (above_25_0, below_25_0); or_0a : or2 (above_30_0, below_25_0, temp_bad_0); or_0b : or2 (temp_bad_0, low_level_0, wake_up_0);  components for vat 1 inv_1 : inv (above_25_1, below_25_1); or_1a : or2 (above_30_1, below_25_1, temp_bad_1); or_1b : or2 (temp_bad_1, low_level_1, wake_up_1); select_mux : mux2 (wake_up_0, wake_up_1, select_vat_1, buzzer); end architecture struct; Digital Logic Design. Lecture 1 25 Behavioral Architectures architecture behavior of vat_buzzer is begin buzzer <= low_level_1 or (above_30_1 or not above_25_1) when select_vat_1 = '1' else low_level_0 or (above_30_0 or not above_25_0); end architecture behavior; Digital Logic Design. Lecture 1 26 KU EECS 140/141 13
14 Design Methodology Simple systems can be design by one person using ad hoc methods Realworld systems are design by teams Require a systematic design methodology Specifies Tasks to be undertaken Information needed and produced Relationships between tasks dependencies, sequences EDA tools used Digital Logic Design. Lecture 1 27 A Simple Design Methodology Requirements and Constraints Design Synthesize Physical Implementation Manufacture Functional Verification Postsynthesis Verification Physical Verification Test OK? Y OK? Y OK? Y N N N Digital Logic Design. Lecture 1 28 KU EECS 140/141 14
15 Hierarchical Design Circuits are too complex for us to design all the detail at once Design subsystems for simple functions Compose subsystems to form the system Treating subcircuits as black box components Verify independently, then verify the composition Topdown/bottomup design Digital Logic Design. Lecture 1 29 Hierarchical Design Architecture Design Design Functional Verification N OK? Y N Unit Design Unit Verification OK? Y Integration Verification N OK? Y Digital Logic Design. Lecture 1 30 KU EECS 140/141 15
16 Synthesis We usually design using registertransferlevel (RTL) VHDL Higher level of abstraction than gates Synthesis tool translates to a circuit of gates that performs the same function Specify to the tool the target implementation fabric constraints on timing, area, etc. Postsynthesis verification synthesized circuit meets constraints Digital Logic Design. Lecture 1 31 Physical Implementation Implementation fabrics Applicationspecific ICs (ASICs) Fieldprogrammable gate arrays (FPGAs) Floorplanning: arranging the subsystems Placement: arranging the gates within subsystems Routing: joining the gates with wires Physical verification physical circuit still meets constraints use better estimates of delays Digital Logic Design. Lecture 1 32 KU EECS 140/141 16
17 Codesign Methodology Requirements and Constraints Partitioning Hardware Requirements and Constraints Software Requirements and Constraints Hardware Design and Verification Software Design and Verification N OK? OK? N Manufacture and Test Digital Logic Design. Lecture 1 33 Summary Digital systems use discrete (binary) representations of information Basic components: gates and flipflops Combinational and sequential circuits Realworld constraints logic levels, loads, timing, area, etc VHDL models: structural, behavioral Design methodology Digital Logic Design. Lecture 1 34 KU EECS 140/141 17
Digital Design Chapter 1 Introduction and Methodology 17 February 2010
Digital Chapter Introduction and Methodology 7 February 200 Digital : An Embedded Systems Approach Using Chapter Introduction and Methodology Digital Digital: circuits that use two voltage levels to represent
More informationProgrammable Logic Devices. Tinoosh Mohsenin CMPE 415
Programmable Logic Devices Tinoosh Mohsenin CMPE 415 Today Administrative items Syllabus and course overview Digital signal processing overview 2 Course Description Concepts, features and programming programmable
More informationVLSI Topics. Tinoosh Mohsenin, Chintan Ptel CMPE 641
VLSI Topics Tinoosh Mohsenin, Chintan Ptel CMPE 641 Today Administrative items Syllabus and course overview Digital signal processing and hardware design overview Digital Signal processing and applications
More informationCircuit and System Representation. IC Designers must juggle several different problems
Circuit and System Representation IC Designers must juggle several different problems Multiple levels of abstraction IC designs requires refining an idea through many levels of detail, specification >
More informationVHDL. Main topics: An introduction to VHDL VHDL basics and syntax Advanced VHDL language structures Circuit examples: simulation and synthesis
VHDL Main topics: An introduction to VHDL VHDL basics and syntax Advanced VHDL language structures Circuit examples: simulation and synthesis Detector readout chain Analog Analog Analog Analog ADC ADC
More informationDigital System Design. Digital System Design with Verilog
Digital System Design with Verilog Adapted from Z. Navabi Portions Copyright Z. Navabi, 2006 1 Digital System Design Automation with Verilog Digital Design Flow Design entry Testbench in Verilog Design
More informationHY220 System Design Flow
HY220 System Design Flow 1/23/2006 HY220: 1 Transistor : (chip) 1/23/2006 HY220: 2 : Inverter 1/23/2006 HY220: 3 Chip = transistors  4:1 mux 10 Intel processor 10 000 000 (process) (fabrication) transistors.
More informationCOMPUTER HARDWARE
0113611 COMPUTER HARDWARE DIGITAL DESIGN AND CAD TOOLS Dr. Fethullah Karabiber DIGITAL HARDWARE 2 Integrated circuit chips are manufactered on a silicon wafer. The wafer is cut to produce the individual
More informationFACULTY OF ENGINEERING LAB SHEET
FACULTY OF ENGINEERING LAB SHEET DIGITAL COMPUTER DESIGN ECE4116 TRIMESTER 3 (2015/2016) : Introduction to VHDL Design on Quartus II and DE1 Board *Note: Onthespot evaluation may be carried out during
More informationD 0 D 1 D 2 D 3 Y 0 Y 1 V X X X X X X X X
1 EE6301 DIGITAL LOGIC CIRCUITS UNIT I BOOLEAN ALGEBRA AND COMINATIONAL CIRCUITS PART A 1. How can an OR gate be realized using NAND gates? (M13) 2. Define Multiplexer (M13) A multiplexer is a digital
More informationVHDL Simulation vs. Synthesis. EL 310 Erkay Savaş Sabancı University
VHDL Simulation vs. Synthesis EL 3 Erkay Savaş Sabancı University Two Models for VHDL Programs Two models Simulation Describe the behavior of the circuit in terms of input signals, the output signals,
More informationIntroduction to HDLs, FPGAs, and Xilinx tools
Introduction to HDLs, FPGAs, and Xilinx tools HDLs A hardware description language (HDL) is a class of languages used for modeling electronics o Verilog o VHDL to be used in this class. Features of HDLs
More informationIntroduction to Digital System Design
Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital
More informationECE 3401 Lecture 3. Combinational Logic Design (Chpt. 1)
EE 340 Lecture 3 ombinational Logic esign (hpt. ) flipflop Rising edge triggered FF Timing parameters: Setup time t su : input must be stable before the clock edge Hold time t h : input must stay stable
More informationContents. Chapter 1 Designing Microprocessors Page 1 of 15
Chapter 1 Designing Microprocessors Page 1 of 15 Contents Designing Microprocessors...2 1.1 Overview of a Microprocessor...3 1.2 Design Abstraction Levels...6 1.3 Examples of a 2to1 Multiplexer...6 1.3.1
More informationELEC 326. Kartik Mohanram. Handed out on Thursday, August 27 th, 2009
ELEC 326 Kartik Mohanram Handed out on Thursday, August 27 th, 2009 1 Physical properties of gates Over the next 1 2 lectures, we will discuss some of the physical characteristics of integrated circuits.
More informationLecture 6. Programming language
Lecture 6 VHDL, PartI Introduction & Basic Design Principles Programming language Can we use C or Java as HDL? Modeled after a sequential process Operations performed in a sequential order Help human's
More informationField Programmable Gate Array 2012/12/10
Field Programmable Gate Array 1 What is FPGA? 2 XGP System Implementation ANALOG FRONT END BASEBAND PROCESSING FPGA Additional BASEBAND and MAC Layer by PPC up 3 2012/4/24 MDNF6 / Portable LTE Air Analyzer
More informationOutline. Hardware Description Language. Programming language HDL. Traditional PL. 1. Overview on hardware description language
Outline Hardware Description Language 1. Overview on hardware description language 2. Basic VHDL Concept via an example 3. VHDL in development flow Chapter 2 1 Chapter 2 2 Programming language 1. Overview
More informationHardware Description Language
Hardware Description Language Chapter 2 1 Outline 1. Overview on hardware description language 2. Basic VHDL Concept via an example 3. VHDL in development flow Chapter 2 2 1. Overview on hardware description
More informationLogic gate circuits (Various logic families)
Logic gate circuits (Various logic families) Objective: To understand basic gate operation of following logic families: (i) (ii) (iii) DiodeResistor Logic (DRL) DiodeTransistor Logic (DTL) TransistorTransistor
More informationCMOS Digital Integrated Circuits
CMOS Digital Integrated Circuits Chapter 1 Introduction S.M. Kang and Y. Leblebici 1 CMOS Digital Integrated Circuits 3 rd Edition Copyright The McGrawHill Companies, Inc. Permission required for reproduction
More informationIntroduction to ASIC Design
Introduction to ASIC Design Dr. Paul D. Franzon Outline 1. The wonderful world of Silicon 2. Application Specific Integrated Circuits (ASICs) l Typical applications, types, decision making 3. ASIC Design
More informationField Programmable Gate Array 2011/12/12
Field Programmable Gate Array 1 What is FPGA? 2 XGP Simulator 3 FPGA Programmable (= reconfigurable) igital System Component Basic components Combinational logics Flip Flops Macro components Multiplier
More informationVHDL A Short Review of the Basic Concepts
VHDL A Short Review of the Basic Concepts Paulo Flores Inesc  Apartado 10105, Lisbon PORTUGAL 1 Contents 1 Introduction 2 2 The VHDL Language 2 2.1 Design Entities.............................. 3 2.2
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 2012165549 1 Memory and Advanced Digital Circuits Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationHardware Design with VHDL VHDL Introduction ECE 443
Programming Languages (PL) vs. Hardware Description Languages (HDL) Programming languages such as C or Java cannot serve as HDLs (unless modified significantly). Programming languages are modeled after
More informationDigital Systems Design! Lecture 1  Introduction!!
ECE 3401! Digital Systems Design! Lecture 1  Introduction!! Course Basics Classes: Tu/Th 1112:15, ITE 127 Instructor Mohammad Tehranipoor Office hours: T 12pm, or upon appointments @ ITE 441 Email:
More informationCHAPTER 3 METHODOLOGY
CHAPTER 3 METHODOLOGY The methodology is undertaken of this project are divided into two main parts. The first part is designing the switching pulse using VHDL programming and the second part is developing
More informationRTL Design. Design Strategies. Structural Design. Behavioral Design. manufacturing processes and different devices with a minimum of redesign.
ELEC 379 : DESIGN OF DIGITAL AND MICROCOMPUTER SYSTEMS 1998/99 WINTER SESSION, TERM 2 RTL Design This lecture describes an approach to logic design called Register Transfer Level (RTL) or dataflow design.
More informationAutumn VHDL course for TKK
Autumn VHDL course for TKK Digital design with Hardware Description Languages Autumn 1999 Mikael Platan Mark Davidson Vesa Koskela (mikael.platan@nokia.com) (allan.davidson@nokia.com) (vesa.j.koskela@nokia.com)
More informationOutline. Hardware Description Language. Programming language. 1. Overview on hardware description language
Outline Hardware Description Language 1. Overview on hardware description language 2. Basic VHDL Concept via an example 3. VHDL in development flow 1 2 Programming language 1. Overview on hardware description
More informationIntroduction to Logic Design with VHDL
EECE 379 : DESIGN OF DIGITAL AND MICROCOMPUTER SYSTEMS 2000/2001 WINTER SESSION, TERM 1 Introduction to Logic Design with VHDL This chapter reviews the design of combinational and sequential logic and
More informationEDA. VLSI Design, Physical Design Automation, Design Styles. Electronic Design Automation (EDA)
Electronic Design Automation (EDA) EDA VLSI Design, Physical Design Automation, Design Styles 1 Outline Outline Introduction VLSI Design Cycle Physical Design Cycle and Automation Design Styles Packaging
More informationModule 4 : Propagation Delays in MOS Lecture 20 : Analyzing Delay in few Sequential Circuits
Module 4 : Propagation Delays in MOS Lecture 20 : Analyzing Delay in few Sequential Circuits Objectives In this lecture you will learn the delays in following circuits Motivation Negative DLatch SR Latch
More informationThese help quantify the quality of a design from different perspectives: Cost Functionality Robustness Performance Energy consumption
Basic Properties of a Digital Design These help quantify the quality of a design from different perspectives: Cost Functionality Robustness Performance Energy consumption Which of these criteria is important
More informationDigital Circuit Model Design. Eri Prasetyo Wibowo Gunadarma University
Digital Circuit Model Design Eri Prasetyo Wibowo Gunadarma University Model A model of a digital circuit is an abstract expression in some modeling language that captures those aspects that we are interested
More informationOutline. Clock and Synchronization. 1. Why synchronous. Timing Hazards. Timing of a combinational digital system
Outline Clock and Synchronization 1. Why synchronous? 2. Clock distribution network and skew 3. Multipleclock system 4. Metastability and synchronization failure 5. Synchronizer Chapter 16 1 Chapter
More informationICS 252 Introduction to Computer Design
ICS 252 winter 2005 Eli Bozorgzadeh Computer Science DepartmentUCI Administrative Matters Time:Tue/Thu 11 a.m.12:20 p.m. Location: CS243 Instructor: Eli Bozorgzadeh How to reach me? Office Hours: Tue.
More informationOUTLINE Fanout Propagation delay CMOS power consumption Timing Delay Sequential logic circuits
Lecture #6 OUTLINE Fanout Propagation delay CMOS power consumption Timing Delay Sequential logic circuits Reading Rest of Chap 7 Rabaey 5.5.3.2,5.45.4.2, 5.55.5.2 EE4 Summer 26: Lecture 6 Instructor:
More informationFPGAs 1. CMPE691/491: Advanced FPGA Design
FPGAs 1 CMPE691/491: Advanced FPGA Design FPGAs Large array of configurable logic blocks (CLB) connected via programmable interconnects Features and Specifications of FPGAs Basic Programmable Devices Features
More informationTimeDependent Behaviour of Digital Circuits with Feedback
Lecture 6 TimeDependent Behaviour of Digital Circuits with Feedback DOC112: Hardware Lecture 6 Slide 1 In this lecture we will: Examine the behaviour of a digital circuit in which connections between
More informationCAD Algorithms. Physical Design Automation
CAD Algorithms Physical Design Automation of VLSI Systems Mohammad Tehranipoor ECE Department 7 October 2008 1 Physical Design Automation Objectives: Obtain general understanding about IC design process
More informationECE 3060 VLSI and Advanced Digital Design
ECE 3060 VLSI and Advanced Digital Design Lecture 1 Introduction You will need: Text: Modern VLSI Design Wolf Text: Logical Effort Sutherland et. al. Reference: Your previous digital design text Colored
More information1. A Sequential Parity Checker
Chapter 13: Analysis of Clocked Sequential Circuits 1. A Sequential Parity Checker When binary data is transmitted or stored, an extra bit (called a parity bit) is frequently added for purposes of error
More informationDigital Integrated Circuits A Design Perspective. The Inverter
Digital Integrated Circuits A Design Perspective The Inverter Introduction The inverter is the simplest of all digital logic gates However, building an understanding of its properties and operation is
More informationLecture #2 VHDL Basics
December 2014 Benha University Faculty of Engineering at Shoubra PostGraduate ECE606 CAD of Electronics Lecture #2 VHDL Basics Instructor: Dr. Ahmad ElBanna Agenda Basic language concepts Basic design
More informationCHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS This chapter in the book includes: Objectives Study Guide 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing and Timing Charts 13.3 State
More informationImplementing a logic design with an FPGA usually consists of the following steps (depicted in the figure which follows):
1. FPGA Programming Implementing a logic design with an FPGA usually consists of the following steps (depicted in the figure which follows): 1. You enter a description of your logic circuit using a hardware
More informationLogic gate circuits (Various logic families)
Logic gate circuits (Various logic families) Objective: To understand basic gate operation of following logic families: (i) (ii) (iii) DiodeResistor Logic (DRL) DiodeTransistor Logic (DTL) TransistorTransistor
More informationINTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE
INTRODUCTION TO DIGITAL SYSTEMS 1 DESCRIPTION AND DESIGN OF DIGITAL SYSTEMS FORMAL BASIS: SWITCHING ALGEBRA IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE COURSE EMPHASIS:
More informationChapter 1. Introduction. VLSI EE141 Test Principles and Architectures Ch. 1  Introduction  P. 1
Chapter Introduction VLSI EE4 Test Principles and Architectures Ch.  Introduction  P. What is this chapter about? Introduce fundamental concepts and various aspects of VLSI testing Focus on Importance
More informationCOLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING ACADEMIC YEAR /EVEN SEMESTER UNIT I
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING ACADEMIC YEAR 20102011 /EVEN SEMESTER SUBJECT NAME: DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA
More informationPart I Introduction. Part II Combinational logic CONTENTS. 1 The digital abstraction 3. 2 The practice of digital system design 22
CONTENTS Preface Acknowledgments page xv xx Part I Introduction 1 The digital abstraction 3 1.1 Digital signals 3 1.2 Digital signals tolerate noise 5 1.3 Digital signals represent complex data 8 1.3.1
More informationNote that none of the above MAY be a VALID ANSWER.
ECE 270 Learning Outcome 11  Practice Exam / Solution LEARNING OUTCOME #1: an ability to analyze and design CMOS logic gates. Multiple Choice select the single most appropriate response for each question.
More informationIntroduction to RTL. Horácio Neto, Paulo Flores INESCID/IST. Design Complexity
Introduction to RTL INESCID/IST 1 Design Complexity How to manage the complexity of a digital design with 100 000 logic gates? Abstraction simplify system model Consider only specific features for the
More informationChapter 3: Combinational Logic Design
Chapter 3: Combinational Logic Design 1 Introduction We have learned all the prerequisite material: Truth tables and Boolean expressions describe functions Expressions can be converted into hardware circuits
More information3 Minimization Techniques and Digital System Design
3 Minimization Techniques and 3.1 Combinational Circuits Minimization Techniques 1. Much of the simplifying work was done to the datapath a. Boolean Logic Theorems b. KMap (36 variables, more than that
More informationDigital Integrated Circuits A Design Perspective. Designing Sequential Logic Circuits
igital Integrated Circuits A esign Perspective esigning Sequential Logic Circuits MuxBased Positive Latch = 1, latch is transparent = 0, latch retains data Sizing of transistors is not critical for realizing
More informationOutline. Synthesis Of VHDL Code. Computability. BigO notation. Computation complexity. 1. Fundamental limitation of EDA software
Outline Synthesis Of VHDL Code 1. Fundamental limitation of EDA software 2. Realization of VHDL operator 3. Realization of VHDL data type 4. VHDL synthesis flow 5. Timing consideration RTL Hardware Design
More informationElectrical Characteristics of Gates
Chapter 2 Electrical Characteristics of Gates In the ideal digital world we have considered up to now, all low logic signals have been considered to be 0V (ground) and all high logic signals have been
More informationAgenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
More informationSynthesis Of VHDL Code. RTL Hardware Design Chapter 6 1
Synthesis Of VHDL Code RTL Hardware Design Chapter 6 1 Outline 1. Fundamental limitation of EDA software 2. Realization of VHDL operator 3. Realization of VHDL data type 4. VHDL synthesis flow 5. Timing
More informationASICS: THE HEART OF MODERN ROUTERS. ChangHong Wu Distinguished Engineer, Juniper Networks
ASICS: THE HEART OF MODERN ROUTERS ChangHong Wu Distinguished Engineer, Juniper Networks THE INTERNET EXPLOSION # Web Sites Internet Capacity # Connected Devices 162M 130EB/yr 1B Total Digitized Information
More informationTwo hours. Question ONE is COMPULSORY UNIVERSITY OF MANCHESTER SCHOOL OF COMPUTER SCIENCE
Two hours Question ONE is COMPULSORY UNIVERSITY OF MANCHESTER SCHOOL OF COMPUTER SCIENCE Implementing SystemonChip Designs Date: Monday 18th January 2016 Time: 14:0016:00 Please answer Question 1 and
More informationDESIGN OF COMPRESSOR USING CMOS 1BIT FULL ADDER
DESIGN OF COMPRESSOR USING CMOS 1BIT FULL ADDER 1 Bini Joy, 2 N.Akshaya, 3 M.Sathia Priya 1,2,3 PG Students,Dept of ECE/SNS College of Technology,Tamil Nadu (India) ABSTRACT An adder determines the overall
More informationLecture 37: CMOS Digital Logic Inverter.
Whites, EE 320 Lecture 37 Page 1 of 10 Lecture 37: CMOS Digital Logic Inverter. The basic circuit element for digital circuit design is the logic inverter. This element is used to build logic gates and
More informationEC1261 DIGITAL LOGIC CIRCUITS UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PARTA 1. What do you mean by literal? 2. What is logic gate? 3.
EC1261 DIGITAL LOGIC CIRCUITS UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PARTA 1. What do you mean by literal? 2. What is logic gate? 3. What is demultiplexer? How does it differ from a decoder?
More informationFieldProgrammable Gate Array Development
SysAdmin Group Presentation FieldProgrammable Gate Array Development Igor Senderovich April 17, 2008 Outline 1. Introduction: ComputerAided Hardware Design 2. FPGA Design Flow 3. General hardware programming
More informationLaboratorio di Progettazione Elettronica
Laboratorio di Progettazione Elettronica Content: VHDL Overview Basic Concepts of digital design Methodologies: upon designer mixture of abstraction, modularity, hierarchy Modularity: enables the designer
More informationTHE INVERTERS Digital Integrated Circuits Inverter Prentice Hall 1995
THE INVERTERS DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationECE 448 Lecture 6. Finite State Machines. State Diagrams vs. Algorithmic State Machine (ASM) Charts. George Mason University
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts George Mason University Required reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 5, FSM 2 Recommended
More informationPrinciples of VLSI Design Introduction
Principles of VLSI Design Instructor Chintan Patel (Contact using email: cpatel2@cs.umbc.edu). Text CMOS VLSI Design: A Circuits and Systems Perspective, Third Edition. by Neil H.E. Weste and David Harris.
More informationLab # 1. Introduction to VHDL. 1. Introduction. 2. Entity and Architecture
Lab # 1 Introduction to VHDL 1. Introduction This lab. is an introduction to the VHDL language (scientific), The goal of this lab. is to present the two methods in design (behavioral  structural), also
More informationIntroduction to Field Programmable Gate Arrays
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May 9 June 2007 Javier Serrano, CERN ABCOHT Outline Historical introduction.
More information9/14/2011 14.9.2011 8:38
Algorithms and Implementation Platforms for Wireless Communications TLT9706/ TKT9636 (Seminar Course) BASICS OF FIELD PROGRAMMABLE GATE ARRAYS Waqar Hussain firstname.lastname@tut.fi Department of Computer
More informationProgrammable Logic Devices (PLDs)
Programmable Logic Devices (PLDs) A Programmable Logic Device (PLD) is a general purpose integrated circuit with internal logic gates that are connected through electronic fuses. Programming of the device
More informationVHDL. VHDL Structure. E25/CS25 Computer Architecture
VHDL VHDL is a hardware description language. You can describe hardware at the level of individual gates and connections: netlist You can describe hardware as the flow of information between registers:
More informationRevision: August 31, E Main Suite D Pullman, WA (509) Voice and Fax
Module 10: Structural Design of Sequential Circuits Revision: August 31, 2009 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview This lab introduces the founding concepts used in
More informationProgrammable Logic: Introduction
Programmable Logic: Introduction Digital electronics: a few reminders to basic ideas and concepts Combinational logic Sequential logic Synchronous vs. Asynchronous designs Programmable logic devices (PLD)
More informationCAD OF ELECTRONICS LAB MANUAL (EEC653)
CAD OF ELECTRONICS LAB MANUAL (EEC653) DEPARTMENT OF ELECTRONICS&COMMUNICATION ENGINEERING 27, Knowledge ParkIII, Greater Noida, (U.P.) Phone : 0120232385458 website : www.dronacharya.info 1 DEPARTMENT
More informationModeling Latches and Flipflops
Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,
More informationIntroduction Number Systems and Conversion
UNIT 1 Introduction Number Systems and Conversion Objectives 1. Introduction The first part of this unit introduces the material to be studied later. In addition to getting an overview of the material
More informationDigital Systems with Lab ENGIN 241 Lab 4
Digital Systems with Lab ENGIN 241 Lab 4 Dr. Honggang Zhang Engineering Department University of Massachusetts Boston Lab 4 Objectives Introduce programmable logic CAD (Computer Aided Design) tools for
More informationLecture (05) Boolean Algebra and Logic Gates
Lecture (05) Boolean Algebra and Logic Gates By: Dr. Ahmed ElShafee Minterms and Maxterms consider two binary variables x and y combined with an AND operation. Since eachv ariable may appear in either
More informationLecture 11 Digital Circuits (I) THE INVERTER
Lecture 11 Digital Circuits (I) THE INVERTER Outline Introduction to digital circuits The inverter NMOS inverter with resistor pullup Reading Assignment: Howe and Sodini; Chapter 5, Sections 5.15.3 6.12
More informationTUTORIAL ON USING XILINX ISE DESIGN SUITE 14.6: Modeling State Machines for Spartan6 (NEXYS 3 Board)
TUTORIAL ON USING XILINX ISE DESIGN SUITE 14.6: Modeling State Machines for Spartan6 (NEXYS 3 Board) Shawki Areibi January 11, 2016 1 Introduction The examples that have been discussed so far were combinational
More informationChapter V Binary logic circuits
Chapter V Binary logic circuits Computer systems are built from binary logic circuits: circuits in which each signal has only two allowed values, 0 and 1, represented by two different voltages on a wire,
More informationVHDL Design Principles
port ( I: in STD_LOGIC_VECTOR (1 to 9); EVEN, ODD: out STD_LOGIC ); VHDL Design Principles ECGR2181 Logic System Design I 51 HDLbased design flow For ASICs, verification and fitting phases are usually
More informationPart 1: Introduction to System design, VHDL Basics
TKT1212 Part 1: Introduction to System design, VHDL Basics Part 1: Introduction to System design, VHDL Basics Ari Kulmala Tampere university of technology, Fall 2008 #1/137 TKT1212 Dig.järj.tot., syksy
More informationLogic Gate Characteristics
Logic Gate Characteristics BASIC OPERATIONAL CHARACTERISTICS AND PARAMETERS DC Supply Voltage The nominal value of the dc supply voltage for TTL (transistortransistor logic) devices is +5V. CMOS (complementary
More informationMOS LOGIC FAMILIES. Simple and cheap to fabricate Consume very little power More circuit elements are possible.
MOS LOGIC FAMILIES In our last lecture, we were introduced to digital logic. We saw that the building blocks of digital circuitry are logic gates. We now take on the task of investigating how MOSFETs are
More informationECE 545 Lecture 12. Design of Controllers. Finite State Machines and Algorithmic State Machine (ASM) Charts. George Mason University
ECE 545 Lecture 12 Design of Controllers Finite State Machines and Algorithmic State Machine (ASM) Charts George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 10, Finite
More informationLogic families (TTL, CMOS)
Logic families (TTL, CMOS) When you work with digital IC's, you should be familiar, not only with their logical operation, but also with such operational properties as voltage levels, noise immunity, power
More informationExercise 1: Trigger Levels of TTL and CMOS Gates
TTL and CMOS Comparison Digital Logic Fundamentals Exercise 1: Trigger Levels of TTL and CMOS Gates EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the input voltage
More informationLab 1: Seven Segment Decoder
CpE 487 Digital Design Lab Lab 1: Seven Segment Decoder 1. Getting Started The purpose of this lab is to introduce you to the NEXYS2 FPGA development board and a software environment that will allow you
More informationConfigurable Logic Blocks (CLBs)
Slew Rate Control Passive PullUp, PullDown Vcc Switch Matrix D Q Output Buffer Pad Q D Delay Input Buffer Programmable Interconnect I/O Blocks (IOBs) C1 C2 C3 C4 H1 DIN S/R EC G4 G3 G2 G1 G Func. Gen.
More informationPhysical Design Implementation of 32 bit DDR SDRAM Controller
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 6, September 2014, PP 5663 ISSN 23494395 (Print) & ISSN 23494409 (Online) Physical Design Implementation of 32 bit
More informationHardware Description Languages
Hardware Description Languages Outline HDL Overview Why not use C? Concurrency Hardware datatypes / Signal resolution Connectivity / Hierarchy Hardware simulation Basic VHDL Concepts Basic VerilogHDL Concepts
More informationC H A P T E R 14. CMOS Digital Logic Circuits
C H A P T E R 14 CMOS Digital Logic Circuits Introduction CMOS is by far the most popular technology for the implementation of digital systems. The small size, ease of fabrication, and low power consumption
More information