Embedded Systems. 9. Low Power Design
|
|
- Hugh Hodges
- 7 years ago
- Views:
Transcription
1 Embedded Systems 9. Low Power Design Lothar Thiele 9-1
2 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic Tasks 5. Resource Sharing 8. Communication 9. Low Power Design 11. Architecture Synthesis 6. Real-Time OS Software and Programming 12. Model Based Design Processing and Communication 9-2 Hardware
3 Topics General Remarks Power and Energy Basic Techniques Parallelism VLIW (parallelism and reduced overhead) Dynamic Voltage Scaling Dynamic Power Management 9-3
4 Power and Energy Consumption Need for efficiency (power and energy): Power is considered as the most important constraint in embedded systems. [in: L. Eggermont (ed): Embedded Systems Roadmap 2002, STW] Power demands are increasing rapidly, yet battery capacity cannot keep up. [in Diztel et al.: Power-Aware Architecting for data-dominated applications, 2007, Springer] 9-4
5 Implementation Alternatives General-purpose processors Performance Power Efficiency Application-specific instruction set processors (ASIPs) Microcontroller DSPs (digital signal processors) Flexibility Programmable hardware FPGA (field-programmable gate arrays) Application-specific integrated circuits (ASICs) 9-5
6 The Power/Flexibility Conflict Operations/Watt [MOPS/mW] DSP-ASIPs µps poor design techniques 1.0µ 0.5µ 0.25µ Necessary to optimize HW and SW. Use heterogeneous architectures. Apply specialization techniques. 0.13µ 0.07µ Technology 9-6
7 Energy Efficiency Hugo De Man, IMEC, Philips,
8 Topics General Remarks Power and Energy Basic Techniques Parallelism VLIW (parallelism and reduced overhead) Dynamic Voltage Scaling Dynamic Power Management 9-8
9 Power and Energy are Related P E In many cases, faster execution also means less energy, but the opposite may be true if power has to be increased to allow faster execution. t 9-9
10 Low Power vs. Low Energy Minimizing the power consumption is important for the design of the power supply the design of voltage regulators the dimensioning of interconnect cooling (short term cooling) high cost (estimated to be rising at $1 to $3 per Watt for heat dissipation [Skadron et al. ISCA 2003]) limited space Minimizing the energy consumption is important due to restricted availability of energy (mobile systems) limited battery capacities (only slowly improving) very high costs of energy (solar panels, in space) long lifetimes, low temperatures 9-10
11 Power Consumption of a CMOS Gate subthreshold and gate-oxide leakage I leak : leakage current I int : short circuit current I sw : switching current 9-11
12 Power Consumption of CMOS Processors Main sources: Dynamic power consumption charging and discharging capacitors Short circuit power consumption short circuit path between supply rails during switching Leakage leaking diodes and translators becomes one of the major factors due to shrinking feature sizes in semiconductor technology 9-12
13 Dynamic Voltage Scaling (DVS) Power consumption of CMOS circuits (ignoring leakage): Delay for CMOS circuits: : supply voltage : switching activity : load capacity : clock frequency : supply voltage : threshold voltage Decreasing V dd reduces P quadratically (f constant). The gate delay increases reciprocally with decreasing V dd. Maximal frequency f max decreases linearly with decreasing V dd. 9-13
14 Potential for Energy Optimization: DVS Saving energy for a given task: Reduce the supply voltage V dd Reduce switching activity α Reduce the load capacitance C L Reduce the number of cycles #cycles 9-14
15 Example: Voltage Scaling [Courtesy, Yasuura, 2000] V dd 9-15
16 Power Supply Gating Power gating is one of the most effective ways of minimizing static power consumption (leakage) Cut-off power supply to inactive units/components Reduces leakage 9-16
17 Topics General Remarks Power and Energy Basic Techniques Parallelism VLIW (parallelism and reduced overhead) Dynamic Voltage Scaling Dynamic Power Management 9-17
18 Use of Parallelism V dd V dd /2 V dd /2 f max f max /2 f max /2 9-18
19 Use of Pipelining V dd V dd /2 f max f max /2 V dd /2 f max /2 9-19
20 Topics General Remarks Power and Energy Basic Techniques Parallelism VLIW (parallelism and reduced overhead) Dynamic Voltage Scaling Dynamic Power Management 9-20
21 New ideas help Pentium Crusoe Running the same multimedia application. As published by Transmeta [ 9-21
22 VLIW Architectures Large degree of parallelism many computational units, (deeply) pipelined Simple hardware architecture explicit parallelism (parallel instruction set) parallelization is done offline (compiler) 9-22
23 Transmeta was a typical VLIW Architecture 9-23
24 Transmeta VLIW 9-24 (VLIW)
25 Topics General Remarks Power and Energy Basic Techniques Parallelism VLIW (parallelism and reduced overhead) Dynamic Voltage Scaling Dynamic Power Management 9-25
26 Spatial vs. Dynamic Voltage Management Slow Module 1.3V 50MHz Standard Modules 1.8V 100MHz Busy Module 3.3V 200MHz Normal Mode 1.3 V 50MHz Busy Mode 3.3 V 200MHz Not all components require same performance. Required performance may change over time 9-26
27 Potential for Energy Optimization: DVS Saving energy for a given task: Reduce the supply voltage V dd Reduce switching activity α Reduce the load capacitance C L Reduce the number of cycles #cycles 9-27
28 Example: INTEL Xscale OS should schedule distribution of the energy budget. From Intel s Web Site 9-28
29 Example: Voltage Scaling [Courtesy, Yasuura, 2000] V dd 9-29
30 DVS Example: a) Complete task ASAP Task that needs to execute 10 9 cycles within 25 seconds. E a = 10 9 x 40 x 10-9 = 40 [J] 9-30
31 DVS Example: b) Two voltages E b = x 40 x x 10 x 10-9 = 32.5 [J] 9-31
32 DVS Example: c) Optimal Voltage E c = 10 9 x 25 x 10-9 = 25 [J] 9-32
33 DVS: Optimal Strategy y z x V dd P(y) P(z) P(x) Execute task in fixed time T with variable voltage V dd (t): gate delay: T a T t execution rate: z = a x + (1-a) y invariant: case A: execute at voltage x for T a time units and at voltage y for (1-a) T time units; energy consumption T ( P(x) a + P(y) (1-a) ) case B: execute at voltage z = a x + (1-a) y for T time units; energy consumption T P(z) 9-33
34 DVS: Optimal Strategy Dynamic power is a convex function of V dd P(x) a + P(y) (1-a) P(y) P(x) P(z) If possible, running at a constant frequency (voltage) minimizes the energy consumption for dynamic voltage scaling: case A is always worse if the power consumption is a convex function of the supply voltage 9-34
35 DVS: Offline Scheduling on One Processor Let us model a set of independent tasks as follows: We suppose that a task v i V requires c i computation time at normalized processor frequency 1 arrives at time a i has (absolute) deadline constraint d i How do we schedule these tasks such that all these tasks can be finished no later than their deadlines and the energy consumption is minimized? YDS Algorithm from A Scheduling Model for Reduce CPU Energy, Frances Yao, Alan Demers, and Scott Shenker, FOCS If possible, running at a constant frequency (voltage) minimizes the energy consumption for dynamic voltage scaling. 9-35
36 YDS Algorithm for Offline Scheduling time 6 Define intensity G([z, z ]) in some time interval [z, z ]: average accumulated execution time of all tasks that have arrival and deadline in [z, z ] relative to the length of the interval z -z 7 3,6,5 2,6,3 0,8,2 6,14,6 10,14,6 11,17,2 12,17,2 a i,d i,c i 9-36
37 YDS Algorithm for Offline Scheduling Step 1: Execute jobs in the interval with the highest intensity by using the earliest-deadline first schedule and running at the intensity as the frequency ,6,5 2,6,3 0,8, time G([0,6]) = (5+3)/6=8/6, G([0,8]) = (5+3+2)/ (8-0) = 10/8, G([0,14]) = ( )/14=11/7, G([0,17]) = ( )/17=26/17 G([2, 6]) = (5+3)/(6-2)=2, G([2,14]) = ( ) / (14-2) = 5/3, G([2,17]) = ( )/15=24/15 G([3,6]) =5/3, G([3,14]) = (5+6+6)/(14-3) = 17/11, G([3,17])=( )/14=21/14 G([6,14]) = 12/(14-6)=12/8, G([6,17]) = ( )/(17-6)=16/11 6,14,6 10,14,6 11,17,2 12,17,2 a i,d i,c i G([10,14]) = 6/4, G([10,17]) = 10/7, G([11,17]) = 4/6, G([12,17]) = 2/5 9-37
38 YDS Algorithm for Offline Scheduling Step 1: Execute jobs in the interval with the highest intensity by using the earliest-deadline first schedule and running at the intensity as the frequency ,6,5 2,6,3 0,8, time 6,14,6 10,14,6 11,17, ,17,2 a i,d i,c i 9-38
39 YDS Algorithm for Offline Scheduling Step 2: Adjust the arrival times and deadlines by excluding the possibility to execute at the previous critical intervals time 0,8,2 6,14,6 10,14,6 0,4,2 2,10,6 6,10,6 11,17,2 7,13, ,17,2 8,13, a i,d i,c i time 9-39
40 YDS Algorithm for Offline Scheduling Step 3: Run the algorithm for the revised input again 5 0,4, ,10,6 6,10, G([0,4])=2/4, G([0,10]) = 14/10, G([0,13])=18/13 time 7,13,2 8,13,2 G([2,10])=12/8, G([2,13]) = 16/11, G([6,10])=6/4 G([6,13])=10/7, G([7,13])=4/6, G([8,13])=4/5 a i,d i,c i time 9-40
41 YDS Algorithm for Offline Scheduling Step 3: Run the algorithm for the revised input again Step 4: Put pieces together frequency 0,4,2 0,2, time 7,13,2 8,13,2 2,5,2 2,5,2 frequency time 0,2,2 0,2,2 v 1 v 2 v 3 v 4 v 5 v 6 v 7 frequency /3 4/3 9-41
42 DVS: Online Scheduling on One Processor frequency 3 3,6, time Continuously update to the best schedule for all arrived tasks Time 0: task v 3 is executed at 2/8 Time 2: task v 2 arrives G([2,6]) = ¾, G([2,8]) = 4.5/6=3/4 => execute v 2 at ¾ Time 3: task v 1 arrives G([3,6]) = (5+3-3/4)/3=29/12, G([3,8]) < G([3,6]) => execute v 2 and v 1 at 29/12 Time 6: task v 4 arrives G([6,8]) = 1.5/2, G([6,14]) = 7.5/8 => execute v 3 and v 4 at 15/16 Time 10: task v 5 arrives G([10,14]) = 39/16 => execute v 4 and v 5 at 39/16 Time 11 and Time 12 The arrival of v 6 and v 7 does not change the critical interval Time 14: G([14,17]) = 4/3 => execute v 6 and v 7 at 4/ ,6,3 0,8,2 6,14,6 10,14,6 11,17,2 12,17,2 a i,d i,c i 9-42
43 Remarks on YDS Algorithm Offline The algorithm guarantees the minimal energy consumption while satisfying the timing constraints The time complexity is O(N 3 ), where N is the number of tasks in V Finding the critical interval can be done in O(N 2 ) The number of iterations is at most N Exercise: For periodic real-time tasks with deadline=period, running at constant speed with 100% utilization under EDF has minimum energy consumption while satisfying the timing constraints. Online Compared to the optimal offline solution, the on-line schedule uses at most 27 times of the minimal energy consumption. 9-43
44 Topics General Remarks Power and Energy Basic Techniques Parallelism VLIW (parallelism and reduced overhead) Dynamic Voltage Scaling Dynamic Power Management 9-44
45 9-45
46 Dynamic Power Management (DPM) Dynamic Power management tries to assign optimal power saving states Requires Hardware Support Example: StrongARM SA1100 RUN: operational IDLE: a SW routine may stop the CPU when not in use, while monitoring interrupts SLEEP: Shutdown of on-chip activity μs 4μJ IDLE 50mW 400mW 10μs 4μJ RUN 90μs 36μJ 90μs 5μJ 160ms 64mJ SLEEP 160μW
47 Reduce Power According to Workload application states shut down wake up busy waiting busy run T sd sleep T wu run power states T bs T sd : shutdown delay T bs : time before shutdown T wu : wakeup delay Desired: Shutdown only during long idle times Tradeoff between savings and overhead 9-47
48 The Challenge Questions: When to go to a power-saving state? Is an idle period long enough for shutdown? Predicting the future 9-48
49 Combining DVFS and DPM DVS Critical frequency (voltage): Running at any frequency/voltage lower than this frequency is not worthwhile for execution. power during run task using voltage and frequency scaling sleep run task sleep energy for executing task time assume constant; usually more complex 9-49 critical voltage
50 Procrastination Schedule frequency time YDS algorithm, rounded up critical frequency: 1.5 procrastinate scheduling Execute by using voltages higher or equal to the critical voltage only apply YDS algorithm round up voltages lower than the critical voltage Procrastinate the execution of tasks to aggregate enough time for sleeping Try to reduce the number of times to turn on/off Sleep as long as possible 3,6,5 2,6,3 0,8,1 7,14,2 10,14,2 13,17,2 15,17,2 a i,d i,c i 9-50
51 Operating System Services 9-51
ELEC 5260/6260/6266 Embedded Computing Systems
ELEC 5260/6260/6266 Embedded Computing Systems Spring 2016 Victor P. Nelson Text: Computers as Components, 3 rd Edition Prof. Marilyn Wolf (Georgia Tech) Course Topics Embedded system design & modeling
More informationLow Power AMD Athlon 64 and AMD Opteron Processors
Low Power AMD Athlon 64 and AMD Opteron Processors Hot Chips 2004 Presenter: Marius Evers Block Diagram of AMD Athlon 64 and AMD Opteron Based on AMD s 8 th generation architecture AMD Athlon 64 and AMD
More informationA Taxonomy and Survey of Energy-Efficient Data Centers and Cloud Computing Systems
A Taxonomy and Survey of Energy-Efficient Data Centers and Cloud Computing Systems Anton Beloglazov, Rajkumar Buyya, Young Choon Lee, and Albert Zomaya Present by Leping Wang 1/25/2012 Outline Background
More informationFlash Corruption: Software Bug or Supply Voltage Fault?
: Software Bug or Supply Voltage Fault? Shyam Chandra, Lattice Semiconductor Answer: Both! Flash memory is commonly used to store firmware in embedded systems. Occasionally, the firmware stored in the
More informationCISC, RISC, and DSP Microprocessors
CISC, RISC, and DSP Microprocessors Douglas L. Jones ECE 497 Spring 2000 4/6/00 CISC, RISC, and DSP D.L. Jones 1 Outline Microprocessors circa 1984 RISC vs. CISC Microprocessors circa 1999 Perspective:
More informationEVALUATING POWER MANAGEMENT CAPABILITIES OF LOW-POWER CLOUD PLATFORMS. Jens Smeds
EVALUATING POWER MANAGEMENT CAPABILITIES OF LOW-POWER CLOUD PLATFORMS Jens Smeds Master of Science Thesis Supervisor: Prof. Johan Lilius Advisor: Dr. Sébastien Lafond Embedded Systems Laboratory Department
More informationIntel s SL Enhanced Intel486(TM) Microprocessor Family
Intel s SL Enhanced Intel486(TM) Microprocessor Family June 1993 Intel's SL Enhanced Intel486 Microprocessor Family Technical Backgrounder Intel's SL Enhanced Intel486 Microprocessor Family With the announcement
More informationPower Reduction Techniques in the SoC Clock Network. Clock Power
Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a
More informationAgenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
More informationCPU Performance. Lecture 8 CAP 3103 06-11-2014
CPU Performance Lecture 8 CAP 3103 06-11-2014 Defining Performance Which airplane has the best performance? 1.6 Performance Boeing 777 Boeing 777 Boeing 747 BAC/Sud Concorde Douglas DC-8-50 Boeing 747
More informationMcPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures
McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures Sheng Li, Junh Ho Ahn, Richard Strong, Jay B. Brockman, Dean M Tullsen, Norman Jouppi MICRO 2009
More informationReal-Time Scheduling (Part 1) (Working Draft) Real-Time System Example
Real-Time Scheduling (Part 1) (Working Draft) Insup Lee Department of Computer and Information Science School of Engineering and Applied Science University of Pennsylvania www.cis.upenn.edu/~lee/ CIS 41,
More informationArchitectures and Platforms
Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation
More informationTesting Low Power Designs with Power-Aware Test Manage Manufacturing Test Power Issues with DFTMAX and TetraMAX
White Paper Testing Low Power Designs with Power-Aware Test Manage Manufacturing Test Power Issues with DFTMAX and TetraMAX April 2010 Cy Hay Product Manager, Synopsys Introduction The most important trend
More informationRectifier circuits & DC power supplies
Rectifier circuits & DC power supplies Goal: Generate the DC voltages needed for most electronics starting with the AC power that comes through the power line? 120 V RMS f = 60 Hz T = 1667 ms) = )sin How
More informationDESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
More information1. Memory technology & Hierarchy
1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationon an system with an infinite number of processors. Calculate the speedup of
1. Amdahl s law Three enhancements with the following speedups are proposed for a new architecture: Speedup1 = 30 Speedup2 = 20 Speedup3 = 10 Only one enhancement is usable at a time. a) If enhancements
More informationChapter 10 Advanced CMOS Circuits
Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pull-up inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in
More informationReal Time Programming: Concepts
Real Time Programming: Concepts Radek Pelánek Plan at first we will study basic concepts related to real time programming then we will have a look at specific programming languages and study how they realize
More informationCMOS Switched-Capacitor Voltage Converters ADM660/ADM8660
CMOS Switched-Capacitor Voltage Converters ADM66/ADM866 FEATURES ADM66: Inverts or Doubles Input Supply Voltage ADM866: Inverts Input Supply Voltage ma Output Current Shutdown Function (ADM866) 2.2 F or
More informationIntroduction to Digital System Design
Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital
More informationAttaining EDF Task Scheduling with O(1) Time Complexity
Attaining EDF Task Scheduling with O(1) Time Complexity Verber Domen University of Maribor, Faculty of Electrical Engineering and Computer Sciences, Maribor, Slovenia (e-mail: domen.verber@uni-mb.si) Abstract:
More informationADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM 1 The ARM architecture processors popular in Mobile phone systems 2 ARM Features ARM has 32-bit architecture but supports 16 bit
More informationA Survey on ARM Cortex A Processors. Wei Wang Tanima Dey
A Survey on ARM Cortex A Processors Wei Wang Tanima Dey 1 Overview of ARM Processors Focusing on Cortex A9 & Cortex A15 ARM ships no processors but only IP cores For SoC integration Targeting markets:
More informationProduct Datasheet P1110 915 MHz RF Powerharvester Receiver
DESCRIPTION The Powercast P1110 Powerharvester receiver is an RF energy harvesting device that converts RF to DC. Housed in a compact SMD package, the P1110 receiver provides RF energy harvesting and power
More informationDesigning VM2 Application Boards
Designing VM2 Application Boards This document lists some things to consider when designing a custom application board for the VM2 embedded controller. It is intended to complement the VM2 Datasheet. A
More informationAll Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
More informationNetworking Virtualization Using FPGAs
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,
More informationCD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
More informationDS1104 R&D Controller Board
DS1104 R&D Controller Board Cost-effective system for controller development Highlights Single-board system with real-time hardware and comprehensive I/O Cost-effective PCI hardware for use in PCs Application
More informationProactive Speed Scheduling for Real-Time Tasks under Thermal Constraints
Proactive Speed Scheduling for Real-Time Tasks under Thermal Constraints Jian-Jia Chen Computer Engineering and Networks Laboratory (TIK) ETH Zurich, Switzerland jchen@tik.ee.ethz.ch Shengquan Wang Department
More informationLearn About Energy Conservation in Computer Systems
Power-aware Computing Systems Dagstuhl Seminar 05141 April 3rd to April 8th 2005 Luca Benini 1, Uli Kremer 2, Christian W. Probst 3, and Peter Schelkens 4 1 Universita di Bologna, DEIS Viale Risorgimento
More informationCost-Efficient Job Scheduling Strategies
Cost-Efficient Job Scheduling Strategies Alexander Leib Arbeitsbereich Wissenschaftliches Rechnen Fachbereich Informatik Fakultät für Mathematik, Informatik und Naturwissenschaften Universität Hamburg
More informationCommon Approaches to Real-Time Scheduling
Common Approaches to Real-Time Scheduling Clock-driven time-driven schedulers Priority-driven schedulers Examples of priority driven schedulers Effective timing constraints The Earliest-Deadline-First
More informationTire pressure monitoring
Application Note AN601 Tire pressure monitoring 1 Purpose This document is intended to give hints on how to use the Intersema pressure sensors in a low cost tire pressure monitoring system (TPMS). 2 Introduction
More informationDynamic resource management for energy saving in the cloud computing environment
Dynamic resource management for energy saving in the cloud computing environment Liang-Teh Lee, Kang-Yuan Liu, and Hui-Yang Huang Department of Computer Science and Engineering, Tatung University, Taiwan
More informationTPN4R712MD TPN4R712MD. 1. Applications. 2. Features. 3. Packaging and Internal Circuit. 2014-12 2015-04-21 Rev.4.0. Silicon P-Channel MOS (U-MOS )
MOSFETs Silicon P-Channel MOS (U-MOS) TPN4R712MD TPN4R712MD 1. Applications Lithium-Ion Secondary Batteries Power Management Switches 2. Features (1) Low drain-source on-resistance: R DS(ON) = 3.8 mω (typ.)
More informationEnergy-Efficient, High-Performance Heterogeneous Core Design
Energy-Efficient, High-Performance Heterogeneous Core Design Raj Parihar Core Design Session, MICRO - 2012 Advanced Computer Architecture Lab, UofR, Rochester April 18, 2013 Raj Parihar Energy-Efficient,
More informationAutomist - A Tool for Automated Instruction Set Characterization of Embedded Processors
Automist - A Tool for Automated Instruction Set Characterization of Embedded Processors Manuel Wendt 1, Matthias Grumer 1, Christian Steger 1, Reinhold Weiß 1, Ulrich Neffe 2 and Andreas Mühlberger 2 1
More informationARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler
ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler DAC 2008 Philip Watson Philip Watson Implementation Environment Program Manager ARM Ltd Background - Who Are We? Processor
More informationLecture Outline Overview of real-time scheduling algorithms Outline relative strengths, weaknesses
Overview of Real-Time Scheduling Embedded Real-Time Software Lecture 3 Lecture Outline Overview of real-time scheduling algorithms Clock-driven Weighted round-robin Priority-driven Dynamic vs. static Deadline
More informationTransformerless UPS systems and the 9900 By: John Steele, EIT Engineering Manager
Transformerless UPS systems and the 9900 By: John Steele, EIT Engineering Manager Introduction There is a growing trend in the UPS industry to create a highly efficient, more lightweight and smaller UPS
More informationDesign and Construction of Variable DC Source for Laboratory Using Solar Energy
International Journal of Electronics and Computer Science Engineering 228 Available Online at www.ijecse.org ISSN- 2277-1956 Design and Construction of Variable DC Source for Laboratory Using Solar Energy
More informationCMOS Power Consumption and C pd Calculation
CMOS Power Consumption and C pd Calculation SCAA035B June 1997 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or
More informationThe I2C Bus. NXP Semiconductors: UM10204 I2C-bus specification and user manual. 14.10.2010 HAW - Arduino 1
The I2C Bus Introduction The I2C-bus is a de facto world standard that is now implemented in over 1000 different ICs manufactured by more than 50 companies. Additionally, the versatile I2C-bus is used
More informationQuad 2-input NAND Schmitt trigger
Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches
More informationSeeking Opportunities for Hardware Acceleration in Big Data Analytics
Seeking Opportunities for Hardware Acceleration in Big Data Analytics Paul Chow High-Performance Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Toronto Who
More informationRadio sensor powered by a mini solar cell the EnOcean STM 110 now functions with even less light
Radio sensor powered by a mini solar cell the EnOcean STM 110 now functions with even less light In this issue, we would like to present the EnOcean radio sensor module STM 110 in more detail. The module
More informationİSTANBUL AYDIN UNIVERSITY
İSTANBUL AYDIN UNIVERSITY FACULTY OF ENGİNEERİNG SOFTWARE ENGINEERING THE PROJECT OF THE INSTRUCTION SET COMPUTER ORGANIZATION GÖZDE ARAS B1205.090015 Instructor: Prof. Dr. HASAN HÜSEYİN BALIK DECEMBER
More informationEmbedded Systems. 6. Real-Time Operating Systems
Embedded Systems 6. Real-Time Operating Systems Lothar Thiele 6-1 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic
More informationReal-Time Task Scheduling for Energy-Aware Embedded Systems 1
Real-Time Task Scheduling for Energy-Aware Embedded Systems 1 Vishnu Swaminathan and Krishnendu Chakrabarty Dept. of Electrical & Computer Engineering Duke University Durham, NC 27708 fvishnus,krishg@ee.duke.edu
More information1. Introduction to Embedded System Design
1. Introduction to Embedded System Design Lothar Thiele ETH Zurich, Switzerland 1-1 Contents of Lectures (Lothar Thiele) 1. Introduction to Embedded System Design 2. Software for Embedded Systems 3. Real-Time
More informationAbstract: Motivation: Description of proposal:
Efficient power utilization of a cluster using scheduler queues Kalyana Chadalvada, Shivaraj Nidoni, Toby Sebastian HPCC, Global Solutions Engineering Bangalore Development Centre, DELL Inc. {kalyana_chadalavada;shivaraj_nidoni;toby_sebastian}@dell.com
More informationReconfigurable Architecture Requirements for Co-Designed Virtual Machines
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada ken@unb.ca Micaela Serra
More informationImplementing Energy Harvesting in Embedded System Designs
Implementing Energy Harvesting in Embedded System Designs Energy harvesting technology is rapidly emerging as a viable power supply option for embedded system designers, enabling wireless sensors to be
More informationTowards Class-Based Dynamic Voltage Scaling for Multimedia Applications
Towards Class-Based Dynamic Voltage Scaling for Multimedia Applications Richard Urunuela 1, Gilles Muller 1, Julia L. Lawall 2 1 Ecole des Mines de Nantes 4437 Nantes cedex 3 rurunuel@emn.fr, Giller.Muller@emn.fr
More informationQuick start: Energy Switch EU
Technical specifications Normal operating voltage Quick start: Energy Switch EU 230Vac/50Hz Recommended max. load 3000W 600W Frequency range Wireless range Energy measurement 868.42 MHz 30~100 meters in
More informationFM75 Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm
Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm Features User Configurable to 9, 10, 11 or 12-bit Resolution Precision Calibrated to ±1 C, 0 C to 100 C Typical Temperature Range: -40
More informationCD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop
Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The
More informationEnergy Constrained Resource Scheduling for Cloud Environment
Energy Constrained Resource Scheduling for Cloud Environment 1 R.Selvi, 2 S.Russia, 3 V.K.Anitha 1 2 nd Year M.E.(Software Engineering), 2 Assistant Professor Department of IT KSR Institute for Engineering
More informationProcess Scheduling CS 241. February 24, 2012. Copyright University of Illinois CS 241 Staff
Process Scheduling CS 241 February 24, 2012 Copyright University of Illinois CS 241 Staff 1 Announcements Mid-semester feedback survey (linked off web page) MP4 due Friday (not Tuesday) Midterm Next Tuesday,
More informationEMBEDDED SYSTEM BASICS AND APPLICATION
EMBEDDED SYSTEM BASICS AND APPLICATION TOPICS TO BE DISCUSSED System Embedded System Components Classifications Processors Other Hardware Software Applications 2 INTRODUCTION What is a system? A system
More informationChapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationAperiodic Task Scheduling
Aperiodic Task Scheduling Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 Germany Springer, 2010 2014 年 11 月 19 日 These slides use Microsoft clip arts. Microsoft copyright
More informationMIMO detector algorithms and their implementations for LTE/LTE-A
GIGA seminar 11.01.2010 MIMO detector algorithms and their implementations for LTE/LTE-A Markus Myllylä and Johanna Ketonen 11.01.2010 2 Outline Introduction System model Detection in a MIMO-OFDM system
More information«A 32-bit DSP Ultra Low Power accelerator»
«A 32-bit DSP Ultra Low Power accelerator» E. Beigné edith.beigne@cea.fr CEA LETI MINATEC, Grenoble, France www.cea.fr Low power SOC challenges : Energy Efficiency Fine-Grain AVFS solutions FDSOI technology
More informationEE482: Advanced Computer Organization Lecture #11 Processor Architecture Stanford University Wednesday, 31 May 2000. ILP Execution
EE482: Advanced Computer Organization Lecture #11 Processor Architecture Stanford University Wednesday, 31 May 2000 Lecture #11: Wednesday, 3 May 2000 Lecturer: Ben Serebrin Scribe: Dean Liu ILP Execution
More informationHANDLING SUSPEND MODE ON A USB MOUSE
APPLICATION NOTE HANDLING SUSPEND MODE ON A USB MOUSE by Microcontroller Division Application Team INTRODUCTION All USB devices must support Suspend mode. Suspend mode enables the devices to enter low-power
More informationFPGA-based MapReduce Framework for Machine Learning
FPGA-based MapReduce Framework for Machine Learning Bo WANG 1, Yi SHAN 1, Jing YAN 2, Yu WANG 1, Ningyi XU 2, Huangzhong YANG 1 1 Department of Electronic Engineering Tsinghua University, Beijing, China
More informationChoosing the Right Architecture for Real-Time Signal Processing Designs
White Paper SPRA879 - November 2002 Choosing the Right Architecture for Real-Time Signal Processing Designs Leon Adams Strategic Marketing, Texas Instruments ABSTRACT This paper includes a feasibility
More informationHyperThreading Support in VMware ESX Server 2.1
HyperThreading Support in VMware ESX Server 2.1 Summary VMware ESX Server 2.1 now fully supports Intel s new Hyper-Threading Technology (HT). This paper explains the changes that an administrator can expect
More informationLow-Overhead Hard Real-time Aware Interconnect Network Router
Low-Overhead Hard Real-time Aware Interconnect Network Router Michel A. Kinsy! Department of Computer and Information Science University of Oregon Srinivas Devadas! Department of Electrical Engineering
More informationOutline. Introduction. Multiprocessor Systems on Chip. A MPSoC Example: Nexperia DVP. A New Paradigm: Network on Chip
Outline Modeling, simulation and optimization of Multi-Processor SoCs (MPSoCs) Università of Verona Dipartimento di Informatica MPSoCs: Multi-Processor Systems on Chip A simulation platform for a MPSoC
More informationPass Gate Logic An alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches).
Pass Gate Logic n alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches). Switch Network Regeneration is performed via a buffer. We have already
More informationcss Custom Silicon Solutions, Inc.
css Custom Silicon Solutions, Inc. CSS555(C) CSS555/ PART DESCRIPTION The CSS555 is a micro-power version of the popular 555 Timer IC. It is pin-for-pin compatible with the standard 555 timer and features
More informationWeek 1 out-of-class notes, discussions and sample problems
Week 1 out-of-class notes, discussions and sample problems Although we will primarily concentrate on RISC processors as found in some desktop/laptop computers, here we take a look at the varying types
More informationLC898300XA. Functions Automatic adjustment to the individual resonance frequency Automatic brake function Initial drive frequency adjustment function
Ordering number : A2053 CMOS LSI Linear Vibrator Driver IC http://onsemi.com Overview is a Linear Vibrator Driver IC for a haptics and a vibrator installed in mobile equipments. The best feature is it
More informationAN4646 Application note
Application note Peripheral interconnections on STM32F401 and STM32F411 lines Introduction On top of the highest performance and the lowest power consumption of the STM32F4 family, STM32F401/411 peripherals
More informationMM74HC4538 Dual Retriggerable Monostable Multivibrator
MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature
More informationABB i-bus KNX SA/S Switch Actuators Product Manual
ABB i-bus KNX SA/S Switch Actuators Product Manual Contents Contents Page 1 General... 5 1.1 Using the product manual...5 1.1.1 Structure of the product manual...6 1.1.2 Notes...6 1.2 Product and functional
More information4003-440/4003-713 Operating Systems I. Process Scheduling. Warren R. Carithers (wrc@cs.rit.edu) Rob Duncan (rwd@cs.rit.edu)
4003-440/4003-713 Operating Systems I Process Scheduling Warren R. Carithers (wrc@cs.rit.edu) Rob Duncan (rwd@cs.rit.edu) Review: Scheduling Policy Ideally, a scheduling policy should: Be: fair, predictable
More informationAdvanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
More informationLecture 11: Multi-Core and GPU. Multithreading. Integration of multiple processor cores on a single chip.
Lecture 11: Multi-Core and GPU Multi-core computers Multithreading GPUs General Purpose GPUs Zebo Peng, IDA, LiTH 1 Multi-Core System Integration of multiple processor cores on a single chip. To provide
More informationFrom Control Loops to Software
CNRS-VERIMAG Grenoble, France October 2006 Executive Summary Embedded systems realization of control systems by computers Computers are the major medium for realizing controllers There is a gap between
More informationSolar Energy Conversion using MIAC. by Tharowat Mohamed Ali, May 2011
Solar Energy Conversion using MIAC by Tharowat Mohamed Ali, May 2011 Abstract This work introduces an approach to the design of a boost converter for a photovoltaic (PV) system using the MIAC. The converter
More informationTowards a Load Balancer Architecture for Multi- Core Mobile Communication Systems
Towards a Load Balancer Architecture for Multi- Core Mobile Communication Systems D. Tudor, G. Macariu, C. Jebelean and V. Creţu Politehnica University of Timisoara, Timisoara, Romania {dacian, georgiana,
More informationFeatures. V PP IN V CC3 IN V CC5 IN (opt) EN0 EN1 MIC2562
MIC2562A /CardBus Socket Power Controller General Description The MIC2562A (Personal Computer Memory Card International Association) and CardBus power controller handles all PC Card slot power supply pins,
More informationEnergy-Efficient Soft Real-Time CPU Scheduling for Mobile Multimedia Systems
Energy-Efficient Soft Real-Time CPU Scheduling for Mobile Multimedia Systems Wanghong Yuan, Klara Nahrstedt Department of Computer Science University of Illinois at Urbana-Champaign 34 W. Springfield Ave,
More information28V, 2A Buck Constant Current Switching Regulator for White LED
28V, 2A Buck Constant Current Switching Regulator for White LED FP7102 General Description The FP7102 is a PWM control buck converter designed to provide a simple, high efficiency solution for driving
More informationBUILD VERSUS BUY. Understanding the Total Cost of Embedded Design. www.ni.com/buildvsbuy
BUILD VERSUS BUY Understanding the Total Cost of Embedded Design Table of Contents I. Introduction II. The Build Approach: Custom Design a. Hardware Design b. Software Design c. Manufacturing d. System
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationLow Power Electronics and Applications ISSN 2079-9268 www.mdpi.com/journal/jlpea
J. Low Power Electron. Appl. 2014, 4, 90-109; doi:10.3390/jlpea4020090 Article OPEN ACCESS Journal of Low Power Electronics and Applications ISSN 2079-9268 www.mdpi.com/journal/jlpea A Practical Framework
More informationFrom Single to Formation Flying CubeSats: An Update of the Delfi Programme
From Single to Formation Flying CubeSats: An Update of the Delfi Programme Jian Guo, Jasper Bouwmeester & Eberhard Gill 1 Outline Introduction Delfi-C 3 Mission Delfi-n3Xt Mission Lessons Learned DelFFi
More information8-bit Microcontroller. Application Note. AVR134: Real-Time Clock (RTC) using the Asynchronous Timer. Features. Theory of Operation.
AVR134: Real-Time Clock (RTC) using the Asynchronous Timer Features Real-Time Clock with Very Low Power Consumption (4µA @ 3.3V) Very Low Cost Solution Adjustable Prescaler to Adjust Precision Counts Time,
More informationA THERMAL MANAGEMENT AND PROFILING METHOD FOR RECONFIGURABLE HARDWARE APPLICATIONS. Phillip H. Jones, John W. Lockwood, Young H.
A THERMAL MANAGEMENT AND PROFILING METHOD FOR RECONFIGURABLE HARDWARE APPLICATIONS Phillip H. Jones, John W. Lockwood, Young H. Cho Applied Research Laboratory Washington University St. Louis, MO email:
More informationMobile Processors: Future Trends
Mobile Processors: Future Trends Mário André Pinto Ferreira de Araújo Departamento de Informática, Universidade do Minho 4710-057 Braga, Portugal maaraujo@mail.pt Abstract. Mobile devices, such as handhelds,
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More information