Lesson 10: Video-Out Interface

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Lesson 10: Video-Out Interface"

Transcription

1 Lesson 10: Video-Out Interface 1. Introduction The Altera University Program provides a number of hardware controllers, called cores, to control the Video Graphics Array (VGA) Digital-to-Analog Converter (DAC) and display images on a monitor screen. These cores include a Pixel Buffer controller, a Character Buffer controller, and a VGA Controller, which are used together with SRAM and on-chip RAM and the generate images. 2. VGA Timing Overview A VGA video signal contains 5 active signals [1]. Two signals compatible with TTL logic levels, horizontal sync and vertical sync, are used for synchronization of the video. Three analog signals with 0.7 to 1.0-Volt peak-to-peak levels are used to control the color. The color signals are Red, Green, and Blue. They are often collectively referred to as the RGB signals. By changing the analog levels of the three RGB signals all other colors are produced. The screen refreshing process begins at the top left corner and paints 1 pixel at a time from left to right. At the end of the first row, the row increments and the column address is reset to the first column. Each row is painted until all pixels have been displayed. Once the entire screen has been painted, the refresh process begins again. For a standard VGA display, there are 640 columns and 480 rows of pixels (or resolution) as shown in Fig. 1. Fig. 1. VGA pixel layout ( ) [1]. The video signal paints or refreshes the image using the following process. The vertical sync signal, as shown in Fig. 2 tells the monitor to start displaying a new image or frame, and the monitor starts in the upper left corner with pixel (0, 0). The horizontal sync signal, tells the monitor to refresh another row of 640 pixels. After 480 rows of pixels are refreshed with 480 horizontal sync active cycles, a vertical sync signal resets the monitor to the upper left comer and the process continues. During the time when pixel data is not being displayed and the 1

2 beam is returning to the left column to start another horizontal scan, the RGB signals should all be set to the color black (all zeros). Fig. 2. VGA timing for refreshing a frame ( ) [2]. The most important part of the VGA controller is the timing. To achieve the time durations of each section in Fig. 2 (B, C, D, E, P, Q, R S), a VGA clock signal is required. The VGA clock frequency is usually created with a Phase Lock Loop (PLL) component. The DE2-70 Media Computer contains a clock generator that derives the VGA clock signal. As shown in Fig. 2, each section can be approximated with a number of MHz clock frequency. For example, there are 640 pixels in a row (section D), and each pixel can be synchronized with one MHz clock cycle. 3. Video Output Subsystem in the Media Computer The video output sub-system of the DE2-70 Media Computer is shown in Fig. 3. Hardware controllers shown in the gray boxes in Fig. 3 use streaming protocol (pipelining architecture) to quickly transfer pixel values form memory to the monitor. The screenshot of the video output sub-system of the DE2-70 Media computer is shown in Fig. 4. Note that the user s applications (C programs) interact with components shown in white boxes only. Other components are configured in Qsys. Refer to reference [4] for descriptions of the RGB Resampler, VGA Scaler, Alpha Blender, and VGA Controller components. 2

3 DE2-70 Board DE2-70 FPGA 320x bit RGB 320x bit RGB 640x bit RGB Nios II SRAM Pixel Buffer RGB Resampler VGA Scaler Alpha Blender VGA Controller VGA DAC VGA Monitor 640x bit RGB On-chip RAM Char Buffer 640x480 Fig. 3. VGA output subsystem in the DE2-70 Media Computer. 4. Pixel Buffer Fig. 4. Video output subsystem in the DE2-70 Media Computer [3]. The Pixel Buffer retrieves and sends pixel color values from a memory buffer to RGB Resampler core, via an Avalon Streaming Interface. The pixel values are stored in the SRAM module and the starting address of the 3

4 memory buffer within the SRAM module is selectable. With the default settings, pixel values consist of 16 bits and the starting address is the base address of the SRAM core (0x ). The pixel buffer can be configured to provide different resolutions via the Qsys tool. The default resolution is 320x240 pixels (1/4 the resolution of the standard VGA resolution). This resolution is selected to reduce memory utilization in the system. To convert to a standard VGA resolution, a Pixel Scaler core is used as shown in Fig 3. An image (or video frame) consists of a rectangular array of picture elements, called pixels. Each pixel appears as a dot on the screen, and the entire screen consists of 320 columns by 240 rows of pixels, as illustrated in Fig. 5. Pixels are arranged in a rectangular grid, with the coordinate (0; 0) at the top-left corner of the screen. Fig. 5. Pixel array [4]. This image grid is known as the pixel buffer which is stored in the SRAM module. To manipulate each pixel in the buffer, we can directly access the memory location of the pixel. For example, let m be the number bits required to specify a column address. Similarly, let n be the number bits required to specify a row address. Question: What are the values of m and n? m = ceil(log 2 X) = ceil(log 2 320) = 9 bits The format of a pixel address is n = ceil(log 2 Y) = ceil(log 2 240) = 8 bits Y (n bits) X (m bits) Fig. 6. Pixel address format [3]. The color of a pixel is a combination of three primary colors: red, green and blue. By varying the intensity of each primary color, any other color can be created. We use a 16-bit value to represent the color of a pixel. The five most-significant and least-significant bits in this value represent the intensity of the red and blue 4

5 components, respectively, while the remaining six bits represent the intensity of the green color component, as shown in Fig. 7. Question: Find the pixel values for the following colors Fig. 7. Pixel color format (16-bit color mode) [3]. Color White Black Red Green Blue Pixel Value (hex) If we use short int data type to access each pixel, we can treat each pixel as a 2-byte memory location. This works well because the SRAM module is configured as 2-byte word (word addressable). To determine the address of pixel (x, y) in the SRAM, we can perform Address of pixel (x, y) = SRAM base address + offset = SRAM base address + ( (y << 9 ) + x) Example: Draw and display red and white boxes on a black background. //Base Addresses from DE2-70 Media Computer with SD #define VGA_PIXEL_BUFFER_BASE_ADR 0x // SRAM base address #define VGA_BLACK 0x0000 // Black #define VGA_RED 0xF800 // Red #define VGA_WHITE 0xFFFF // Red /* function prototypes */ void VGA_box (int, int, int, int, short); //Main function int main(void) /* Create a background frame */ VGA_box (0, 0, 319, 239, VGA_BLACK); /* Create a foreground box */ VGA_box (30, 30, 90, 90, VGA_WHITE); /* Create another foreground box */ VGA_box (50, 50, 70, 70, VGA_RED); /* main loop */ while(1) // do nothing in this example 5

6 /* Draw a filled rectangle on the VGA monitor */ void VGA_box(int x1, int y1, int x2, int y2, short pixel_color) int offset, row, col; volatile short * pixel_buffer = (short *) VGA_PIXEL_BUFFER_BASE_ADR; /* assume that the box coordinates are valid */ for (row = y1; row <= y2; row++) for (col = x1; col <= x2; col++ ) offset = (row << 9) + col; // compute offset *(pixel_buffer + offset) = (short) pixel_color; // set pixel Register Map of the Pixel Buffer Core The VGA pixel buffer module contains memory-mapped registers that are used to control the display. These registers are listed in the figure below. Fig. 8. Control registers of the Pixel Buffer core [3]. The Resolution register provides the X resolution of the screen in bits 15-0, and the Y resolution in bits The status register contains: m: width of the X coordinate (bits 31-24). Read only. n: width of the Y coordinate (bits 23-16). Read only. B: number of bytes of color: 1 (grayscale), 2 (16-bit color), 3 (24-bit color) or 4 (30-bit color). Read only. This field is configured in Qsys. A: address mode: 0 (X,Y), or 1 (consecutive). Read only. This field is configured in Qsys. We will mostly use XY mode. S: swap: 0 when swap is done, else 1. Read only. o This field can be used for Double Buffering technique which will be discussed later. o This field can also be used to signify a new refreshing cycle. The VGA controller refreshes the screen every 1/60 th of a second. It means that user programs should update the pixel buffer once 6

7 every 1/60 th of a second. This is accomplished by writing any value to the Buffer register and waiting until bit S (or bit 0) of the Status register becomes 0. This signifies that a 1/60th of a second has passed since the last time an image was drawn on the screen. The front buffer contains the memory starting address where the image currently visible on the screen is stored. The back buffer also contains the starting address of another image in SRAM. Initially, both buffers can point to the same image. If the Nios-II processor takes too much time to render a new image on screen which may appear to flicker, the back buffer can be used for processing and the front buffer can be used for displaying. This technique is called double buffering. Double Buffering To enable double buffering, we need to separate the front buffer and the back buffer. For example, use half of the SRAM memory for the front buffer, and the other half for the back buffer. The back buffer register allows the start address of the memory buffer to be changed under program control. To change the memory buffer address: The desired new address is first written into the back buffer register. Then, a second write to read-only Buffer register is performed. It does not matter what value is written to Buffer register because the value is not used. A write operation to the Buffer register indicates a request to swap the contents of the Buffer and back buffer registers. The swap does not occur immediately. Instead, the swap is done after the Pixel Buffer reaches the last pixel value associated with the screen currently being drawn by the VGA controller. While this screen is not yet finished, the bit S of the status register is set to 1. After the current screen is finished, the swap is performed and bit S is set to 0. User application should check for this bit when double buffering is utilized. 5. Character Buffer The Character Buffer is used to draw text on the VGA screen. The Character Buffer retrieves and sends ASCII values from a memory buffer to the Alpha Blending core, via an Avalon Streaming Interface (hardware only). A Nios-II processor can send ASCII character codes to the Character Buffer using an Avalon interface called avalon_char_buffer_slave. This avalon_char_buffer_slave is the starting address of the on-chip memory module that is used by character buffer to draw text. In the Character Buffer, the resolution is defined by the number of characters per line and the number of lines per screen. Each character occupies an 8x8 VGA pixel group on a VGA screen. So, based on a 640x480 VGA display, the on-chip memory module has a resolution of 80 x 60 characters. Upon initialization or reset, the Character Buffer sets all the characters to space, so no characters will be displayed. This clear screen operation can take up to 5000 clock cycles to finish. Each character in the buffer has a unique address. The coordinate system of the Character Buffer is illustrated in the figure below. As the figure indicates, each character location is identified by an (x, y) coordinate, with (0, 0) being the top-left corner of the screen. 7

8 Fig. 9. Memory layout of the Character Buffer core [3]. For 80x60 resolution of the character buffer, the address format is Fig. 10. X-Y address format for the 80x60 resolution [3]. To determine the address of the character at location (x, y) in the on-chip memory, we can perform Address of character (x, y) = avalon_char_buffer_slave base address + offset = avalon_char_buffer_slave base address + ((y << 7) + x) Device drivers (c programs) control the Character Buffer through an Avalon memory mapped interface, named avalon_char_control_slave. The avalon_char_control_slave interface consists of the two registers shown in Table 1. The Control register provides the ability to clear the screen by using the R bit, which is bit 16 of this register. The R bit remains set to 1 until all characters have been cleared, and then R is set to 0. The Resolution register, which is read-only, provides two values: the number of characters per line, in bits 15-0, and the number of lines per screen, in bits Example: Develop a C program that draws a text string 8

9 //Base Addresses from DE2-70 Media Computer #define VGA_CHAR_BUFFER_BASE_ADR 0x // avalon_char_buffer_slave base addr /* function prototypes */ void VGA_text (int top_x, int top_y, char * txt); //Main function int main(void) char text[17] = "EC463 - Example\0"; char text_row [81] = " \0"; /* Write text strings to VGA */ VGA_text (30, 25, text); VGA_text (0, 29, text_row); /* main loop */ while(1) // do nothing in this example return 0; /* Function to send a string of text (end with a NULL) to the VGA monitor */ void VGA_text(int x, int y, char * text_ptr) int offset; volatile char * char_buffer = (char *) VGA_CHAR_BUFFER_BASE_ADR; /* compute offset and set character */ offset = (y << 7) + x; while ( *(text_ptr) ) // make sure the text array ends with a NULL character *(char_buffer + offset) = *(text_ptr); // write to the character buffer text_ptr++; offset++; 6. References [1] Chapter 10 in Rapid Prototyping of Digital Design book, SOPC Edition, [2] Enoch Hwang, Build a VGA Monitor Controller, Circuit Cellar, Issue 172, Nov [3] Altera, Media Computer System for the Altera DE-70 Board, for Quartus II v.13.0, May [4] Altera, Video IP Cores for Altera DE-Series Boards, for Quartus II v.13.0, May

Overview. Functional Description

Overview. Functional Description VGA Component Reference Design Revision: April 17, 2007 www.digilentinc.com 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview This generic VGA component generates the necessary

More information

Digital Systems Design. VGA Video Display Generation

Digital Systems Design. VGA Video Display Generation Digital Systems Design Video Signal Generation for the Altera DE Board Dr. D. J. Jackson Lecture 12-1 VGA Video Display Generation A VGA signal contains 5 active signals Two TTL compatible signals for

More information

Below is a diagram explaining the data packet and the timing related to the mouse clock while receiving a byte from the PS-2 mouse:

Below is a diagram explaining the data packet and the timing related to the mouse clock while receiving a byte from the PS-2 mouse: PS-2 Mouse: The Protocol: For out mini project we designed a serial port transmitter receiver, which uses the Baud rate protocol. The PS-2 port is similar to the serial port (performs the function of transmitting

More information

VGA video signal generation

VGA video signal generation A VGA display controller VGA video signal generation A VGA video signal contains 5 active signals: horizontal sync: digital signal, used for synchronisation of the video vertical sync: digital signal,

More information

Preliminary Draft May 19th 1992. Video Subsystem

Preliminary Draft May 19th 1992. Video Subsystem Video Subsystem 2 Preliminary Draft May 19th 1992 Video Subsystem Section 1. Introduction....................... 1-1 Video Subsystem.......................... 1-2 Section 2. VGA Function......................

More information

Monitors and Graphic Adapters

Monitors and Graphic Adapters Monitors and Graphic Adapters To the process of displaying the information a graphic adapter and monitor are involved. Graphic adapter: an element between a processor (and its I/O bus) and a monitor. They

More information

Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the

Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the DVI Interface The outline: The reasons for digital interface of a monitor the transfer from VGA to DVI. DVI v. analog interface. The principles of LCD control through DVI interface. The link between DVI

More information

25. Video Sync Generator and Pixel Converter Cores

25. Video Sync Generator and Pixel Converter Cores 25. Video Sync Generator and Pixel Converter Cores QII55006-9.1.0 Core Overview Figure 25 1. Typical Placement in a System The video sync generator core accepts a continuous stream of pixel data in RGB

More information

COMPILER PROCESSING During your early design stages, use Functional Compilation and Simulation to design the finite state machine.

COMPILER PROCESSING During your early design stages, use Functional Compilation and Simulation to design the finite state machine. Page 1/9 Revision 1 8-Nov-06 PURPOSE The purpose of this lab is to produce the complete glass typewriter. To accomplish this task will require three subtasks which will ultimately result in a machine that

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip NIOS CPU Based Embedded Computer System on Programmable Chip COE718: Hardware Software Co-Design of Embedded Systems 1 Lab Objectives BONUS LAB: PART-I This lab has been constructed to introduce the development

More information

Design of a Video Game

Design of a Video Game Tallinn University of Technology Dept. of Computer Engineering Chair of Digital Systems Design Design of a Video Game Project in IAY0070 HW/SW Co-design Anti Sullin 020633 IASM-21 04.2006 Project supervisor:

More information

MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN. zl2211@columbia.edu. ml3088@columbia.edu

MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN. zl2211@columbia.edu. ml3088@columbia.edu MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN Zheng Lai Zhao Liu Meng Li Quan Yuan zl2215@columbia.edu zl2211@columbia.edu ml3088@columbia.edu qy2123@columbia.edu I. Overview Architecture The purpose

More information

NOTE: This figure taken from Altera s Nios II Processor Reference Handbook:

NOTE: This figure taken from Altera s Nios II Processor Reference Handbook: Chapter 3: Hardware and Software Codesign Flow 3.1 Introduction to Nios II Soft-Core Processor 1) Introduction to the Altera Nios II Soft Processor: \de2_115_tutorials\tut_nios2_introduction.pdf

More information

Application Notes for LCD 36x24 SmartSwitch/Display

Application Notes for LCD 36x24 SmartSwitch/Display Application Notes for LCD 36x24 SmartSwitch/Display Revision B NKK Switches 7850 E. Gelding Drive Scottsdale, AZ 85260 480-991-0942 FAX (480) 998-1435 e-mail All Rights Reserved

More information

Introduction to graphics and LCD technologies. NXP Product Line Microcontrollers Business Line Standard ICs

Introduction to graphics and LCD technologies. NXP Product Line Microcontrollers Business Line Standard ICs Introduction to graphics and LCD technologies NXP Product Line Microcontrollers Business Line Standard ICs Agenda Passive and active LCD technologies How LCDs work, STN and TFT differences How data is

More information

Project proposal. E-Sniff : A Standalone Ethernet Packet Sniffer. By Alex Hoyland. Advisors: Dr. Aleksander Malinowski. And. Mr.

Project proposal. E-Sniff : A Standalone Ethernet Packet Sniffer. By Alex Hoyland. Advisors: Dr. Aleksander Malinowski. And. Mr. Project proposal E-Sniff : A Standalone Ethernet Packet Sniffer By Alex Hoyland Advisors: Dr. Aleksander Malinowski And Mr. Steven Gutschlag Abstract With the growing complexity of IP networks, it has

More information

Video and Image Processing Design Example

Video and Image Processing Design Example Video and Image Processing Design Example AN-427-10.2 Application Note The Altera Video and Image Processing Design Example demonstrates the following items: A framework for rapid development of video

More information

Altera Video Image Processing (VIP) Solution Altera Corporation Public

Altera Video Image Processing (VIP) Solution Altera Corporation Public Altera Video Image Processing (VIP) Solution Agenda What is the VIP Suite of intellectual property (IP) cores? Why we built VIP Suite: Typical signal chains implemented using VIP cores Overall VIP value

More information

Chapter I Model801, Model802 Functions and Features

Chapter I Model801, Model802 Functions and Features Chapter I Model801, Model802 Functions and Features 1. Completely Compatible with the Seventh Generation Control System The eighth generation is developed based on the seventh. Compared with the seventh,

More information

A processor needs to retrieve instructions and data from memory, and store results into memory. We call this memory Random Access Memory (RAM).

A processor needs to retrieve instructions and data from memory, and store results into memory. We call this memory Random Access Memory (RAM). Memory-System Design A processor needs to retrieve instructions and data from memory, and store results into memory. We call this memory Random Access Memory (RAM). Processor Instructions Data Memory (RAM)

More information

Computer Graphics Prof. Sukhendu Das Dept. of Computer Science and Engineering Indian Institute of Technology, Madras Lecture - 4 CRT Display Devices

Computer Graphics Prof. Sukhendu Das Dept. of Computer Science and Engineering Indian Institute of Technology, Madras Lecture - 4 CRT Display Devices Computer Graphics Prof. Sukhendu Das Dept. of Computer Science and Engineering Indian Institute of Technology, Madras Lecture - 4 CRT Display Devices Hello everybody, and welcome back to the lecture on

More information

Application Notes for OLED SmartSwitch/Display

Application Notes for OLED SmartSwitch/Display Application Notes for OLED SmartSwitch/Display Revision D NKK Switches 7850 E. Gelding Drive Scottsdale, AZ 85260 480-991-0942 FAX (480) 998-1435 e-mail All Rights Reserved Worldwide

More information

Lab 2.0 Thermal Camera Interface

Lab 2.0 Thermal Camera Interface Lab 2.0 Thermal Camera Interface Lab 1 - Camera directional-stand (recap) The goal of the lab 1 series was to use a PS2 joystick to control the movement of a pan-tilt module. To this end, you implemented

More information

JEDMICS C4 COMPRESSED IMAGE FILE FORMAT TECHNICAL SPECIFICATION FOR THE JOINT ENGINEERING DATA MANAGEMENT INFORMATION AND CONTROL SYSTEM (JEDMICS)

JEDMICS C4 COMPRESSED IMAGE FILE FORMAT TECHNICAL SPECIFICATION FOR THE JOINT ENGINEERING DATA MANAGEMENT INFORMATION AND CONTROL SYSTEM (JEDMICS) JEDMICS C4 COMPRESSED IMAGE FILE FORMAT TECHNICAL SPECIFICATION FOR THE JOINT ENGINEERING DATA MANAGEMENT INFORMATION AND CONTROL SYSTEM (JEDMICS) APRIL 2002 PREPARED BY: NORTHROP GRUMMAN INFORMATION TECHNOLOGY

More information

Digital Blocks Semiconductor IP

Digital Blocks Semiconductor IP Digital Blocks Semiconductor IP BitBLT Graphics HW Accelerator General Description The Digital Blocks BitBLT Graphics Hardware Accelerator Verilog IP Core renders a graphics frame by generating new bitmaps

More information

WormCraft. CSEE 4840 Embedded System Design. Tianyi Zhang tz2210. Ziwei Zhang zz2282. Yuxuan Zhang yz2580. Ning Li nl2443

WormCraft. CSEE 4840 Embedded System Design. Tianyi Zhang tz2210. Ziwei Zhang zz2282. Yuxuan Zhang yz2580. Ning Li nl2443 WormCraft CSEE 4840 Embedded System Design Tianyi Zhang tz2210 Ziwei Zhang zz2282 Yuxuan Zhang yz2580 Ning Li nl2443 March 2014 Project Introduction Our project will implement a 2D Worms like video game

More information

Using the Siemens S65 Display

Using the Siemens S65 Display Using the Siemens S65 Display by Christian Kranz, October 2005 ( http://www.superkranz.de/christian/s65_display/displayindex.html ) ( PDF by Benjamin Metz, 01 st November 2005 ) About the Display: Siemens

More information

Introduction to the Altera Qsys System Integration Tool. 1 Introduction. For Quartus II 12.0

Introduction to the Altera Qsys System Integration Tool. 1 Introduction. For Quartus II 12.0 Introduction to the Altera Qsys System Integration Tool For Quartus II 12.0 1 Introduction This tutorial presents an introduction to Altera s Qsys system inegration tool, which is used to design digital

More information

Video Conference System

Video Conference System CSEE 4840: Embedded Systems Spring 2009 Video Conference System Manish Sinha Srikanth Vemula Project Overview Top frame of screen will contain the local video Bottom frame will contain the network video

More information

(Refer Slide Time: 5: 46)

(Refer Slide Time: 5: 46) Computer Graphics Prof. Sukhendu Das Dept. of Computer Science and Engineering Indian Institute of Technology, Madras Lecture - 3 Section II CRT Display Devices Hello and welcome back to the lecture on

More information

Nios II-Based Intellectual Property Camera Design

Nios II-Based Intellectual Property Camera Design Nios II-Based Intellectual Property Camera Design Third Prize Nios II-Based Intellectual Property Camera Design Institution: Participants: Instructor: Xidian University Jinbao Yuan, Mingsong Chen, Yingzhao

More information

FPGA Development Board Hardware and I/O Features

FPGA Development Board Hardware and I/O Features CHAPTER 2 FPGA Development Board Hardware and I/O Features Photo: The Altera DE1 board contains a Cyclone II FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of I/O devices and connectors.

More information

White Paper Gain Flexibility, Lower Costs in Display Control Through Integration With FPGAs

White Paper Gain Flexibility, Lower Costs in Display Control Through Integration With FPGAs White Paper With FPGAs Introduction One of the most common features in electronic equipment today is a graphics display. The most common way to add support for a display is to use an ASSP. Most of the

More information

Imaging parallel interface RAM

Imaging parallel interface RAM Page 1 of 6 ( 4 of 32 ) United States Patent Application 20070024713 Kind Code A1 Baer; Richard L. ; et al. February 1, 2007 Imaging parallel interface RAM Abstract Imaging Parallel Interface Random Access

More information

CONTENTS. Section 1 Document Descriptions... 3. 1.1 Purpose of this Document... 3. 1.2 Nomenclature of this Document... 3

CONTENTS. Section 1 Document Descriptions... 3. 1.1 Purpose of this Document... 3. 1.2 Nomenclature of this Document... 3 CONTENTS Section 1 Document Descriptions... 3 1.1 Purpose of this Document... 3 1.2 Nomenclature of this Document... 3 Section 2 Solution Overview... 5 2.1 General Description... 5 2.2 Hardware and Software

More information

V.D.U. / Monitor glossary pg. 153. Display Screen vs. Monitor. Types of Monitors. 1. Cathode Ray Tube (CRT)

V.D.U. / Monitor glossary pg. 153. Display Screen vs. Monitor. Types of Monitors. 1. Cathode Ray Tube (CRT) V.D.U. / Monitor glossary pg. 153 A display device is an output device that conveys text, graphics, and video information to the user. Information on a display device is called a soft copy because it exists

More information

CONSUMER COMPUTER MEMORY COMMUNICATIONS. Slide No.1 2/22/00

CONSUMER COMPUTER MEMORY COMMUNICATIONS. Slide No.1 2/22/00 COMPUTER CONSUMER MEMORY COMMUNICATIONS Slide No.1 Agenda General Information Asynchronous SRAM Synchronous SRAM Flowthrough Pipelined NoBL SRAM Slide No.2 General Information 1 bit can have 2 combinations

More information

Qsys and IP Core Integration

Qsys and IP Core Integration Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect

More information

MONOCHROME RGB YCbCr VIDEO DIGITIZER

MONOCHROME RGB YCbCr VIDEO DIGITIZER Active Silicon SNAPPER-PMC-8/24 MONOCHROME RGB YCbCr VIDEO DIGITIZER High quality analogue video acquisition board with square pixel sampling for CCIR, EIA (RS-170) standards, and nonstandard video formats.

More information

How a Graphics Card Works: Images from Electrical Signals. Matt Kuraska 25 March 2015

How a Graphics Card Works: Images from Electrical Signals. Matt Kuraska 25 March 2015 How a Graphics Card Works: Images from Electrical Signals Matt Kuraska 25 March 2015 Figure 1: Graphics Card (Photo From: www.tomshardware.co) 1 Audience and Scope The purpose of this document is to educate

More information

How to blend projection images on a curved screen using the Warp Generator

How to blend projection images on a curved screen using the Warp Generator How to blend projection images on a curved screen using the Warp Generator version 2.1 Introduction The guide describes how to blend two projection images accurately onto a curved screen using the Calibre

More information

13. Publishing Component Information to Embedded Software

13. Publishing Component Information to Embedded Software February 2011 NII52018-10.1.0 13. Publishing Component Information to Embedded Software NII52018-10.1.0 This document describes how to publish SOPC Builder component information for embedded software tools.

More information

A VGA Controller 1. A VGA Controller. In this example we will show how to implement a VGA controller for a standard VGA monitor in VHDL.

A VGA Controller 1. A VGA Controller. In this example we will show how to implement a VGA controller for a standard VGA monitor in VHDL. A VGA Controller 1 A VGA Controller In this example we will show how to implement a VGA controller for a standard VGA monitor in VHDL. Prerequisite knowledge: Example 33 Counters 39.1 Background A VGA

More information

ImageJ Quick Reference

ImageJ Quick Reference The ImageJ user interface ImageJ Quick Reference The ImageJ user interface is nearly identical for Windows and Macintosh operating systems, except for the location of the menu bar. Windows Under Windows,

More information

Time and Frequency Synchronizations in Broadcast Video

Time and Frequency Synchronizations in Broadcast Video Time and Frequency Synchronizations in Broadcast Video Introduction Synchronization has always been important in broadcast video. Even analog TVs relied on synchronization pulses embedded into analog video

More information

Quadro K4000/K5000/K6000 SDI

Quadro K4000/K5000/K6000 SDI Quadro K4000/K5000/K6000 SDI DU-05337-002_v01 December 9, 2013 User s Guide TABLE OF CONTENTS 1 About NVIDIA SDI Output... 1 About This Document... 1 Other Documents... 1 System Requirements... 1 2 NVIDIA

More information

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1 1. Memory Organisation 2 Random access model A memory-, a data byte, or a word, or a double

More information

Memory Address Decoding

Memory Address Decoding Memory Address Decoding 1 ROAD MAP Memory Address Decoding S-RAM Interfacing Process Solved Examples For S-RAM Decoding D-RAM Interfacing 2 Memory Addressing The processor can usually address a memory

More information

Entex Adventurevision Technical Specs V1.2 By Daniel Boris 12/18/2005

Entex Adventurevision Technical Specs V1.2 By Daniel Boris 12/18/2005 Entex Adventurevision Technical Specs V1.2 By Daniel Boris 12/18/2005 Disclaimer: All the information in this document comes from studying the actual Adventurevision hardware. The only technical document

More information

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand

More information

ELECTRONIC DOCUMENT IMAGING

ELECTRONIC DOCUMENT IMAGING AIIM: Association for Information and Image Management. Trade association and professional society for the micrographics, optical disk and electronic image management markets. Algorithm: Prescribed set

More information

RS-485 Protocol Manual

RS-485 Protocol Manual RS-485 Protocol Manual Revision: 1.0 January 11, 2000 RS-485 Protocol Guidelines and Description Page i Table of Contents 1.0 COMMUNICATIONS BUS OVERVIEW... 1 2.0 DESIGN GUIDELINES... 1 2.1 Hardware Design

More information

A Scalable Large Format Display Based on Zero Client Processor

A Scalable Large Format Display Based on Zero Client Processor International Journal of Electrical and Computer Engineering (IJECE) Vol. 5, No. 4, August 2015, pp. 714~719 ISSN: 2088-8708 714 A Scalable Large Format Display Based on Zero Client Processor Sang Don

More information

Data Acquisition Module with I2C interface «I2C-FLEXEL» User s Guide

Data Acquisition Module with I2C interface «I2C-FLEXEL» User s Guide Data Acquisition Module with I2C interface «I2C-FLEXEL» User s Guide Sensors LCD Real Time Clock/ Calendar DC Motors Buzzer LED dimming Relay control I2C-FLEXEL PS2 Keyboards Servo Motors IR Remote Control

More information

High-Definition Video Reference Design (UDX4)

High-Definition Video Reference Design (UDX4) High-Definition Video Reference Design (UDX4) AN-627-1.1 Application Note The Altera high-definition video reference designs deliver high-quality up, down, and cross conversion (UDX) designs for standard-definition

More information

Serial port interface for microcontroller embedded into integrated power meter

Serial port interface for microcontroller embedded into integrated power meter Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia

More information

Flash Programmer User s Guide Macraigor Systems LLC

Flash Programmer User s Guide Macraigor Systems LLC Flash Programmer User s Guide Macraigor Systems LLC This application lets you program your Flash EEPROM devices via the On-Chip Debug connector (BDM or JTAG) on your target system using a Macraigor hardware

More information

Exceptions in MIPS. know the exception mechanism in MIPS be able to write a simple exception handler for a MIPS machine

Exceptions in MIPS. know the exception mechanism in MIPS be able to write a simple exception handler for a MIPS machine 7 Objectives After completing this lab you will: know the exception mechanism in MIPS be able to write a simple exception handler for a MIPS machine Introduction Branches and jumps provide ways to change

More information

ENTTEC Pixie Driver API Specification

ENTTEC Pixie Driver API Specification ENTTEC Pixie Driver API Specification Purpose This document specifies the interface requirements for PC based application programs to use the ENTTEC Pixie Driver board to drive RGB or RGBW type LED strips.

More information

Chapter No.14 GRAPHICS IN GW BASIC

Chapter No.14 GRAPHICS IN GW BASIC 14.01 Complete the following statements: Chapter No.14 GRAPHICS IN GW BASIC i) The location which is the intersection of a row and a column on screen is called ii) In high resolution the screen is divided

More information

SainSmart DDS Series User Manual (Software)

SainSmart DDS Series User Manual (Software) SainSmart DDS Series User Manual (Software) For Oscilloscope, Signal Generator and Logic Analyzer Updated software and user manual can be downloaded from http://www.sainsmart.com/tools-equipments/oscilloscope-dso/sainsmart-dds.html

More information

M591 Dual Head Graphics PMC

M591 Dual Head Graphics PMC M591 Dual Head Graphics PMC ATI M9 Graphics Processor High Performance 2D and 3D Processing Capabilities Dual Independent Heads On-Chip 64 MB DDR Frame Buffer Dual Outputs Capable of up to 1600x1200 @

More information

(Refer Slide Time: 00:01:23 min)

(Refer Slide Time: 00:01:23 min) Computer Aided Design Prof. Anoop Chalwa Department of Mechanical Engineering Indian Institute of Technology, Delhi Lecture No. # 02 Input Output Devices, Raster Graphics Today we will be talking about

More information

Embedded Systems Design Course Applying the mbed microcontroller

Embedded Systems Design Course Applying the mbed microcontroller Embedded Systems Design Course Applying the mbed microcontroller Serial communications with SPI These course notes are written by R.Toulson (Anglia Ruskin University) and T.Wilmshurst (University of Derby).

More information

Networking Remote-Controlled Moving Image Monitoring System

Networking Remote-Controlled Moving Image Monitoring System Networking Remote-Controlled Moving Image Monitoring System First Prize Networking Remote-Controlled Moving Image Monitoring System Institution: Participants: Instructor: National Chung Hsing University

More information

ENGLISH. Matrox Graphics expansion Modules (GXMs) Matrox PowerDesk for Mac

ENGLISH. Matrox Graphics expansion Modules (GXMs) Matrox PowerDesk for Mac ENGLISH Matrox Graphics expansion Modules (GXMs) DualHead2Go Digital Edition DualHead2Go DP Edition TripleHead2Go Digital Edition TripleHead2Go DP Edition Matrox PowerDesk for Mac Online Help 20081-H00-0101

More information

Media Data Types & Operations Images. Image Formats. Spring 2003 Lecture Note 2 (April 3)

Media Data Types & Operations Images. Image Formats. Spring 2003 Lecture Note 2 (April 3) CSE 126 Multimedia Systems Spring 2003 Lecture Note 2 (April 3) P. Venkat Rangan Media Data Types & Operations Images Images are defined as matrices where each element represents a pixel (picture element).

More information

Lecture Notes, CEng 477

Lecture Notes, CEng 477 Computer Graphics Hardware and Software Lecture Notes, CEng 477 What is Computer Graphics? Different things in different contexts: pictures, scenes that are generated by a computer. tools used to make

More information

Abstract The problem of obtaining a portable, student friendly device

Abstract The problem of obtaining a portable, student friendly device PC OSCILLOSCOPE Anubhav Singla and Manish Kumar Singh Electronics Club, IIT Kanpur Abstract The problem of obtaining a portable, student friendly device for plotting the graphs or testing the circuits

More information

LED Array Tutorial. Internal Structure of LED Array

LED Array Tutorial. Internal Structure of LED Array LED Array Tutorial This guide explains how to set up and operate the LED arrays that can be used for your final EE 271 project. This tutorial is directed towards the FYM12882AEG 8x8 LED array, but these

More information

AN 581: High Definition (HD) Video Reference Design (V2)

AN 581: High Definition (HD) Video Reference Design (V2) AN 581: High Definition (HD) Video Reference Design (V2) November 2009 AN-581-1.0 Introduction f The Altera V-Series of reference designs deliver high-quality up, down, and cross conversion of standard

More information

User Guide Win7Zilla

User Guide Win7Zilla User Guide Win7Zilla Table of contents Section 1: Installation... 3 1.1 System Requirements... 3 1.2 Software Installation... 3 1.3 Uninstalling Win7Zilla software... 3 Section 2: Navigation... 4 2.1 Main

More information

Computer Hardware Requirements for Real-Time Applications

Computer Hardware Requirements for Real-Time Applications Lecture (4) Computer Hardware Requirements for Real-Time Applications Prof. Kasim M. Al-Aubidy Computer Engineering Department Philadelphia University Summer Semester, 2011 Real-Time Systems, Prof. Kasim

More information

Overview. Fast, Faster, Fastest. What is a Cache? Why use an SRAM? Applications Note Understanding Static RAM Operation. Figure 1. Basic Cache System

Overview. Fast, Faster, Fastest. What is a Cache? Why use an SRAM? Applications Note Understanding Static RAM Operation. Figure 1. Basic Cache System Overview This document describes basic synchronous SRAM operation, including some of the most commonly used features for improving SRAM performance. Fast, Faster, Fastest As microprocessors and other electronics

More information

Section 4 CRT Display Device

Section 4 CRT Display Device Mr.Jirat Sriammarin ID: 50110631 Major: Computer Science Burapha University international college Section 4 CRT Display Device Computer Graphic Dr.Sukhendu Das Dept. of Computer Science and Engineering

More information

Video and Image Processing Suite User Guide

Video and Image Processing Suite User Guide Video and Image Processing Suite User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-VIPSUITE 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Video and Image

More information

Arduino and PLC Communication

Arduino and PLC Communication Arduino and PLC Communication Designed and written by: Jason Eddrief 1 Table of Contents System Introduction... 3 Communication Protocol... 5 Arduino... 6 Sending Data:... 6 Receiving Data:... 7 Communicating:...

More information

Skyworth LCD Video Wall Controller User Manual Please read the user guide book carefully before using this product

Skyworth LCD Video Wall Controller User Manual Please read the user guide book carefully before using this product Skyworth LCD Video Wall Controller User Manual Please read the user guide book carefully before using this product 1 Contents 1. Features 2. Specifications 3. Control System Illustration 4. Operation 2

More information

Embedded System for Electronic Circuit Education

Embedded System for Electronic Circuit Education Embedded System for Electronic Circuit Education Kai André Venjum Master of Science in Electronics Submission date: June 2010 Supervisor: Per Gunnar Kjeldsberg, IET Norwegian University of Science and

More information

e-builder Online User Assistance Dashboards Module

e-builder Online User Assistance Dashboards Module Dashboards Module 2013 e-builder, Inc. e-builder 8.0 Help by e-builder, Inc. 2013 e-builder, Inc. All rights reserved. No parts of this work may be reproduced in any form or by any means - graphic, electronic,

More information

Optimized mapping of pixels into memory for H.264/AVC decoding

Optimized mapping of pixels into memory for H.264/AVC decoding Optimized mapping of pixels into memory for H.264/AVC decoding Youhui Zhang a), Yuejian Xie, and Weimin Zheng Department of Computer Science and Technology, Tsinghua University, Beijng, 100084, China.

More information

Technical Note TN_158. What is the Camera Parallel Interface?

Technical Note TN_158. What is the Camera Parallel Interface? TN_158 What is the Camera Parallel Interface? Issue Date: 2015-03-23 This technical note explains the basics of the Camera Parallel Interface, a feature of FTDI MCUs. Use of FTDI devices in life support

More information

ORG ; ZERO. Introduction To Computing

ORG ; ZERO. Introduction To Computing Dec 0 Hex 0 Bin 00000000 ORG ; ZERO Introduction To Computing OBJECTIVES this chapter enables the student to: Convert any number from base 2, base 10, or base 16 to any of the other two bases. Add and

More information

ACE: Illustrator CC Exam Guide

ACE: Illustrator CC Exam Guide Adobe Training Services Exam Guide ACE: Illustrator CC Exam Guide Adobe Training Services provides this exam guide to help prepare partners, customers, and consultants who are actively seeking accreditation

More information

Comp 410/510. Computer Graphics Spring 2016. Introduction to Graphics Systems

Comp 410/510. Computer Graphics Spring 2016. Introduction to Graphics Systems Comp 410/510 Computer Graphics Spring 2016 Introduction to Graphics Systems Computer Graphics Computer graphics deals with all aspects of creating images with a computer Hardware (PC with graphics card)

More information

Lab3 Graphic Processor Microprogramming

Lab3 Graphic Processor Microprogramming Lab3 Graphic Processor Microprogramming Kent Palmkvist, ES, ISY, LiU v0.5 120912 1 Introduction The VGA lab design can be expanded to not only present a picture, but also modify the existing picture in

More information

MAX 10 Analog to Digital Converter User Guide

MAX 10 Analog to Digital Converter User Guide MAX 10 Analog to Digital Converter User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-M10ADC 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents MAX 10 Analog to

More information

Chapter 1 Introduction Package Contents Resolution Features Specifications Front Panel Side Panel...

Chapter 1 Introduction Package Contents Resolution Features Specifications Front Panel Side Panel... Chapter 1 Introduction...2 1.1 Package Contents...2 1.2 Resolution...3 1.3 Features...3 1.4 Specifications...3 1.5 Front Panel...4 1.6 Side Panel...5 1.6.1 Video Output Port...5 1.6.2 HD-15 Connector Pin

More information

Lesson 16 Analog-to-Digital Converter (ADC)

Lesson 16 Analog-to-Digital Converter (ADC) Lesson 16 Analog-to-Digital Converter (ADC) 1. Overview In this lesson, the Analog-to-Digital Converter (ADC) of the Cortex-M3 is introduced. For detailed description of the features and controlling options

More information

DAC Digital To Analog Converter

DAC Digital To Analog Converter DAC Digital To Analog Converter DAC Digital To Analog Converter Highlights XMC4000 provides two digital to analog converters. Each can output one analog value. Additional multiple analog waves can be generated

More information

Fixplot Instruction Manual. (data plotting program)

Fixplot Instruction Manual. (data plotting program) Fixplot Instruction Manual (data plotting program) MANUAL VERSION2 2004 1 1. Introduction The Fixplot program is a component program of Eyenal that allows the user to plot eye position data collected with

More information

2011, The McGraw-Hill Companies, Inc. Chapter 3

2011, The McGraw-Hill Companies, Inc. Chapter 3 Chapter 3 3.1 Decimal System The radix or base of a number system determines the total number of different symbols or digits used by that system. The decimal system has a base of 10 with the digits 0 through

More information

EARTH PEOPLE TECHNOLOGY SERIAL GRAPH TOOL FOR THE ARDUINO UNO USER MANUAL

EARTH PEOPLE TECHNOLOGY SERIAL GRAPH TOOL FOR THE ARDUINO UNO USER MANUAL EARTH PEOPLE TECHNOLOGY SERIAL GRAPH TOOL FOR THE ARDUINO UNO USER MANUAL The Serial Graph Tool for the Arduino Uno provides a simple interface for graphing data to the PC from the Uno. It can graph up

More information

Monitor Characteristics

Monitor Characteristics Monitor Characteristics ENERGY STAR qualified monitors automatically enter two successive low-power modes of less than or equal to 15 watts and 8 watts after a period of inactivity. New chip technologies

More information

Qsys System Design Tutorial

Qsys System Design Tutorial 2015.05.04 TU-01006 Subscribe This tutorial introduces you to the Qsys system integration tool available with the Quartus II software. This tutorial shows you how to design a system that uses various test

More information

DE1 SOC FPGA: Independent study

DE1 SOC FPGA: Independent study DE1 SOC FPGA: Independent study Submitted by: Ahmed Kamel Project Advisor: Dr. Bruce Land Introduction 2 FPGA 2 Purpose 3 Hard Processor vs Soft Processor 4 Hardware / Software Integration 5 Hardware /

More information

Black Box for Robot Manipulation

Black Box for Robot Manipulation Black Box for Robot Manipulation Second Prize Black Box for Robot Manipulation Institution: Participants: Hanyang University, Seoul National University, Yonsei University Kim Hyong Jun, Ahn Ho Seok, Baek

More information

80 CHARACTER VDU CARD

80 CHARACTER VDU CARD 80 CHARACTER VDU CARD UNIT DESCRIPTION CONTENTS Paragraph Page 1. INTRODUCTION 1 1.1 General 1 1.2 Principles of Operation 1 1.3 Leading Particulars 2 1.3.1 Mechanical 2 1.3.2 Power Supplies 2 1.3.3 Connections

More information

Chapter 4: One-Shots, Counters, and Clocks

Chapter 4: One-Shots, Counters, and Clocks Chapter 4: One-Shots, Counters, and Clocks I. The Monostable Multivibrator (One-Shot) The timing pulse is one of the most common elements of laboratory electronics. Pulses can control logical sequences

More information