Emerging Technologies in Random Access Memories
|
|
- Mavis Harris
- 7 years ago
- Views:
Transcription
1 International Journal of Advances in Engineering Science and Technology 84 and ISSN: Manju K. Chattopadhyay, Raj Kamal School of Electronics, Devi Ahilya University, Indore (MP) Abstract- Memories based on charge storage principle are used since many decades. The greater speed and higher density of memory chips are now achieved at lower costs. However, speed and size are gradually approaching the physical limits. Newer memory concepts are therefore being explored. This paper presents a discussion on different random access memories based on new concepts. An overview of emerging technologies, probable future trends and challenges are described. Keywords- Random Access Memory, Capacitorless DRAM, ZRAM, PCRAM, ReRAM, MRAM, FeRAM I. INTRODUCTION The embedded memory takes more than two third of the chip area in many of today s processors [1]. This trend is expected to increase in future. Scalability, high speed of operation, low power consumption, low operating voltages, long retention time and high endurance are essential features for any type of memory cell. Memory technologies based on charge storage principle have been developed to achieve these requirements. However, memories based on charge storage principle are approaching their physical limits. Nano-scale processing has complexity and thus high manufacturing cost. New cell structures for RAM are therefore, researched for scale size below 20 nm. Many new memory concepts are thus being researched and presented to overcome the various limitations. This paper gives a review the emerging technologies. It also describes the advantages and their limitations for future use. II. CAPACITORLESS DRAM SRAM is the fastest memory. It needs 4-6 transistors for one memory cell. Therefore, it is more suitable for high performing memories with limited size requirement, for example, L1 cache. Dynamic random access memory (DRAM) is not as fast but requires smaller cell area. This makes it an attractive option for embedded memories of large size, for example, L2 cache. Fig. 1: Schematic of DRAM (a) With capacitor - 1T1C cell (b) Capacitorless 1T0C cell
2 IJAEST, Volume 2, Number 1 Manju K. Chattopadhyay, and Raj Kamal A basic DRAM cell consists of one access transistor and a storage capacitor. The capacitance of the storage capacitor is not scalable in the cell. The capacitor requires complex geometries [2], [3]. Therefore the yield is poor. There is thus additional cost. Another requirement for switching transistor is that it must maintain a drive current of about 25 µa with an extremely low leakage current of about 1 fa [4]. Recently, alternative capacitorless DRAM concepts have been proposed in order to simplify the manufacturing processes. The cells possessing floating-body and floating-body/gate (ZRAM) have been proposed and investigated [5] recently. Figure 1 shows schematic for DRAM 1T1C cell as well as 1T0C cell. A ZRAM cell consists of only one transistor which is fabricated using SOI technology. It is five times denser than SRAM cell and two-three times denser than DRAM cell [6]. ZRAM memories have therefore, potential of widespread use in commercial embedded memory applications in near future. The gated diode with enhanced gate control is also called tunneling field-effect transistor (TFET). A floating junction gate memory cell using TFET as write transistor has been proposed for ultradense DRAM applications [7]. FinFET present symmetric-gate stack material. FinFETs are considered for advanced CMOS platforms to overcome major drawbacks such as short channel effects and process variations [8]. Independent double-gate (IDG) thin film transistors can be considered potential capacitorless DRAM when two electrically independent gates are available. The first gate manages the front transistor and the second gate allows charge accumulation through body potential. The use of vertical gate-all around transistors extends the capacitorless DRAM roadmap to future generations [9]. DRAM structures using III-V wide energy-band gap compound-semiconductors are also being considered. These semiconductors have enhanced properties. They will have lower leakage currents and therefore, may show better retention time [10]. III. PHASE CHANGE RAM PCRAM is the most mature of the new emerging memory technologies. PCRAM cells work by switching a fragment of chalcogenide glass between amorphous and crystalline states, which have different resistivities. Ge 2 Sb 2 Te 5 is one of the commonly used materials [11]. Phase changes are brought by Joule heating from electrical current. Schematic diagram of PCRAM is shown in figure 2. Fig. 2: Schematic of a PCRAM
3 86 Amorphous state with high resistance is programmed by melting and quenching. Crystalline state with lowresistance is programmed by annealing the glass. PCRAM does not have high speed as that of DRAM. It also lacks high storage density as compared to other available memory e.g. Flash. But it has higher endurance than NAND Flash. It may have applications in some niche areas viz. aerospace. When other memories would fail under radiation, it keeps working. IV. RESISTIVE RAM ReRAM works by forming or breaking minuscule conductive pathways through normally insulating materials. It changes the resistance of storage node by applying current or voltage bias. Many metal oxides show such characteristics. Switching mechanisms are expected to be ionic migration and redox reactions. Low programming power, fast switching speed and scalability beyond 10 nm have been demonstrated by various researchers [12], [13]. It has good but lower endurance presently when compared with MRAM. The cell material gets fatigued over time. Manufacturing and material difficulties restrict its availability and use. Also, it is still in early research stage. V. MAGNETORESISTIVE RAM MRAM replaces the capacitor of a DRAM cell with a pair of magnets. One magnet has a fixed polarity while other can be flipped. The memory cell is programmed by flipping the movable magnet. It is read by sensing the resultant change in resistance. The primary building block of MRAM is a single access transistor in series with a single magnetic tunnel junction (MTJ) resistor (1T1R). Fig. 3 shows the schematic of the three layer MTJ in state 1 and in state 0. Spin transfer torque MRAM (STT-MRAM) does not require an external magnetic field. It consists of thin insulating tunneling barrier e.g. MgO, between two Ferromagnetic layers [15]. The resistance of the memory cell changes depending on the relative direction of magnetization of two ferromagnetic layers. It is expected to have almost infinite endurance, long retention, high bandwidth, low read/write latency. Scalability seems to be an issue. The cost structure of MRAM is a hindrance in its wide spread use. Fig. 3: Schematic of the three-layer MTJ in (a) state 1 : Large resistance and (b) state 0 : Low resistance state
4 IJAEST, Volume 2, Number 1 Manju K. Chattopadhyay, and Raj Kamal VI. FERROELECTRIC MEMORY Ferroelectric RAM (FeRAM) store data by modulating the polarization of a ferroelectric capacitor. The charge is sensed by applying appropriate voltage. Basic unit memory cell consists of an access transistor and a ferroelectric capacitor (1T1C). Compared to other technologies, it has lower power consumption and high speed write operation. Its wide use may be restricted by its wear out mechanism which limits its endurance. Similar to DRAM, its read process is destructive. Therefore the data need to be refreshed after the read cycle. This makes it not so desirable for low-power applications. Cost structure of FeRAM is not very competitive and cell sizes are larger than 30F 2 (F~ Feature size) [16]. Table 1: Comparison of RAM Technologies Memory type Capacitorless DRAM PCRAM MRAM FeRAM Cell Floating gate Phase Change Magnetoresistive Ferroelectric Structure 1T0C 1T1R 1T1MTJ 1T1C Application Main Memory Storage Storage Storage Feature size (F) 1.5-4F F F F 2 Endurance Infinite >10 12 >10 15 >10 8 Read/Write speed 1 ns/1 ns 20ns/50ns 10ns/10ns 10ns/10ns Cost efficiency Yes Yes No No Reliability Yes Yes Yes Yes VII. CONCLUSIONS Existing memories are facing various issued in terms of scalability, power consumption, endurance, retention and manufacturability. Paper gives a review of various emerging memory technologies that are being researched. Table 1 shows the comparison of various RAM Technologies. It is hoped that these memories will overcome the present challenges. Long term scalability and endurance along with lower power use will ultimately decide their applications in future devices and circuits. REFERENCES [1] S. K. Moore, Masters of memory, IEEE spectrum, vol. 44, n0. 1, pp , Jan [2] J. A. Mandeman, R. H. Dennar, G. B. Bronner, J. K. DeBrosse, R. Divakaruni, Y. Li, C. J. Radens, Challenges and future directions for the scaling of dynamic random access memory (DRAM), IBM J. Res. Dev., vol. 46, no. 2/3, pp , [3] K. Kim, Manufacturing Technology for sub-50nm DRAM and NAND Flash memory, Semiconductor Fabtech, vol. 30, pp , Jun [4] W. Muellar, G. Aichmayr, W. Bergner, E. Erben, T. Hecht, C. Kapteyn, A. Kersch, S. Kudelka, F. Lau, J. Luetzen, A. Orth, J. Nuetzel, T. Schloesser, A. Scholz, U. Schroeder, A. Sieck, A. Spitzer, M. Strasser, P. F Wang, S. Wege, R. Weis, Challenges for the DRAM cell scaling to 40 nm, in IEDM Tech. Dig., 2005, pp [5] A. Makarov, V. Sverdlov, S. Selberherr, "New trends in microelectronics: Towards an ultimate memory concept," 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS) 2012, pp.1-4, March [6] T. R. Halfhil, Z-RAM shrinks embedded memory, Microprocessor Report, Oct [7] C. Cao, S. Zang, X. Lin, Q. Sun, C. Xing, P. Wang, D. W. Zhang, A novel 1T-1D DRAM cell for embedded application, IEEE Trans. Elec. Dev., vol., 59, no. 5, May [8] F. Crupi, M. Alioto, J. Franco, P. Magnone, M. Togo, N. Horiguchi, G. Groeseneken, "Understanding the Basic Advantages of Bulk FinFETs for Sub- and Near-Threshold Logic Circuits From Device Measurements," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol.59, no.7, pp , July 2012.
5 88 [9] S. Adee, Transistors Go Vertical, IEEE Spectrum, Nov [10] M. K. Chattopadhyay, Design and analysis of low power capacitorless DRAM based on GaN SH-FET, M.Tech (Embedded Systems) Thesis, Devi Ahilya University, Dec, [11] J. Bae, W. Lee, S. Park, J. Lee, I. Hwang, S. Nam, "Study on Polishing Properties for Phase Change Memory," Planarization/CMP Technology (ICPT 2012), International Conference on, vol., no., pp.1-4, Oct [12] W. C. Chien, F. M. Lee, Y. Y. Lin, Current status and future challenges of resistive switching memories, SSDM, pp , [13] M. J. Kim, I. G. Baek, Y. H. Ha, Low power operation bipolar TMO ReRAM for sub 10 nm era, IEEE Intl. Electron Dev. Meet., pp , [14] N. Derhacobian, S. C. Hollmer, N. Gilbert, M. N. Kozocki, Power and Energy perspectives of nonvolatile memory technologies, Proc. IEEE, vol. 98, no. 2, Feb [15] J.M Slaughter, R. W. Dave, M. Durlam, G. Kerszykowski, K. Smith, K. Nagel, B. Feil, J. Calder, M. DeHerrera, B. Garni, S. Tehrani, "High speed toggle MRAM with MgO-based tunnel junctions," Electron Devices Meeting, IEDM Technical Digest. IEEE International, vol., no., pp , Dec [16] A. Sheilkholeslami, P. G. Gulak, A Survey of circuit innovations in ferroelectric random access memories, Proc. IEEE, vol. 88, pp
State-of-the-Art Flash Memory Technology, Looking into the Future
State-of-the-Art Flash Memory Technology, Looking into the Future April 16 th, 2012 大 島 成 夫 (Jeff Ohshima) Technology Executive Memory Design and Application Engineering Semiconductor and Storage Products
More informationFlash & DRAM Si Scaling Challenges, Emerging Non-Volatile Memory Technology Enablement - Implications to Enterprise Storage and Server Compute systems
Flash & DRAM Si Scaling Challenges, Emerging Non-Volatile Memory Technology Enablement - Implications to Enterprise Storage and Server Compute systems Jung H. Yoon, Hillery C. Hunter, Gary A. Tressler
More informationNon-Volatile Memory. Non-Volatile Memory & its use in Enterprise Applications. Contents
Non-Volatile Memory Non-Volatile Memory & its use in Enterprise Applications Author: Adrian Proctor, Viking Technology [email: adrian.proctor@vikingtechnology.com] This paper reviews different memory technologies,
More information2014 EMERGING NON- VOLATILE MEMORY & STORAGE TECHNOLOGIES AND MANUFACTURING REPORT
2014 EMERGING NON- VOLATILE MEMORY & STORAGE TECHNOLOGIES AND MANUFACTURING REPORT COUGHLIN ASSOCIATES SAN JOSE, CALIFORNIA April 2014 2014 Emerging NV Memory & Storage Technologies and Manufacturing Report
More informationLow Power and Reliable SRAM Memory Cell and Array Design
Springer Series in Advanced Microelectronics 31 Low Power and Reliable SRAM Memory Cell and Array Design Bearbeitet von Koichiro Ishibashi, Kenichi Osada 1. Auflage 2011. Buch. XI, 143 S. Hardcover ISBN
More informationWhy Hybrid Storage Strategies Give the Best Bang for the Buck
JANUARY 28, 2014, SAN JOSE, CA Tom Coughlin, Coughlin Associates & Jim Handy, Objective Analysis PRESENTATION TITLE GOES HERE Why Hybrid Storage Strategies Give the Best Bang for the Buck 1 Outline Different
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationNon-Volatile Memory and Its Use in Enterprise Applications
Non-Volatile Memory and Its Use in Enterprise Applications Contributor: Viking Technology January 2014 About the SNIA The Storage Networking Industry Association (SNIA) is a not for profit global organization,
More informationFlash Memories. João Pela (52270), João Santos (55295) December 22, 2008 IST
Flash Memories João Pela (52270), João Santos (55295) IST December 22, 2008 João Pela (52270), João Santos (55295) (IST) Flash Memories December 22, 2008 1 / 41 Layout 1 Introduction 2 How they work 3
More informationAMAGNETIC TUNNEL JUNCTION (MTJ) is a vertical
IEEE TRANSACTIONS ON MAGNETICS, VOL. 47, NO. 11, NOVEMBER 2011 4611 A High-Reliability, Low-Power Magnetic Full Adder Yi Gang 1;2, Weisheng Zhao 1;2, Jacques-Olivier Klein 1;2, Claude Chappert 1;2, and
More information{The Non-Volatile Memory Technology Database (NVMDB)}, UCSD-CSE Techreport CS2015-1011
The Non-Volatile Memory Technology Database (NVMDB) UCSD-CSE Techreport CS2015-1011 Kosuke Suzuki Fujitsu Laboratories Ltd. kosuzuki@jp.fujitsu.com Steven Swanson UC San Diego swanson@cs.ucsd.edu Flash,
More informationEmbedded STT-MRAM for Mobile Applications:
Embedded STT-MRAM for Mobile Applications: Enabling Advanced Chip Architectures Seung H. Kang Qualcomm Inc. Acknowledgments I appreciate valuable contributions and supports from Kangho Lee, Xiaochun Zhu,
More informationUltra-High Density Phase-Change Storage and Memory
Ultra-High Density Phase-Change Storage and Memory by Egill Skúlason Heated AFM Probe used to Change the Phase Presentation for Oral Examination 30 th of May 2006 Modern Physics, DTU Phase-Change Material
More information1.1 Silicon on Insulator a brief Introduction
Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial
More informationNew Ferroelectric Material for Embedded FRAM LSIs
New Ferroelectric Material for Embedded FRAM LSIs V Kenji Maruyama V Masao Kondo V Sushil K. Singh V Hiroshi Ishiwara (Manuscript received April 5, 2007) The strong growth of information network infrastructures
More informationResistive Memory Devices
INDO GERMAN WINTER ACADEMY 2009 Resistive Memory Devices Harshit S. Vaishnav Tutor: Prof. Heiner Ryssel Indian Institute of Technology Madras Outline Overview of Present Memory Technology - DRAM, SRAM,
More informationAlgorithms and Methods for Distributed Storage Networks 3. Solid State Disks Christian Schindelhauer
Algorithms and Methods for Distributed Storage Networks 3. Solid State Disks Institut für Informatik Wintersemester 2007/08 Solid State Disks Motivation 2 10 5 1980 1985 1990 1995 2000 2005 2010 PRODUCTION
More informationImplementation Of High-k/Metal Gates In High-Volume Manufacturing
White Paper Implementation Of High-k/Metal Gates In High-Volume Manufacturing INTRODUCTION There have been significant breakthroughs in IC technology in the past decade. The upper interconnect layers of
More informationDEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015
DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015 LINX BACKGROUND Linx Consulting 1. We help our clients to succeed
More informationImplementation of Buffer Cache Simulator for Hybrid Main Memory and Flash Memory Storages
Implementation of Buffer Cache Simulator for Hybrid Main Memory and Flash Memory Storages Soohyun Yang and Yeonseung Ryu Department of Computer Engineering, Myongji University Yongin, Gyeonggi-do, Korea
More informationModule 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1
Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 5 Memory-I Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would Pre-Requisite
More informationEvaluating Embedded Non-Volatile Memory for 65nm and Beyond
Evaluating Embedded Non-Volatile Memory for 65nm and Beyond Wlodek Kurjanowicz DesignCon 2008 Sidense Corp 2008 Agenda Introduction: Why Embedded NVM? Embedded Memory Landscape Antifuse Memory evolution
More informationWith respect to the way of data access we can classify memories as:
Memory Classification With respect to the way of data access we can classify memories as: - random access memories (RAM), - sequentially accessible memory (SAM), - direct access memory (DAM), - contents
More informationStatic-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
More informationA Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology
International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-4, Issue-1 E-ISSN: 2347-2693 A Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology Zahra
More informationAdvanced VLSI Design CMOS Processing Technology
Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies
More informationChapter 9 Semiconductor Memories. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 9 Semiconductor Memories Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Advanced Reliable Systems (ARES) Lab. Jin-Fu Li, EE, NCU 2 Outline Introduction
More information1. Memory technology & Hierarchy
1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency
More informationHighly Scalable NAND Flash Memory Cell Design Embracing Backside Charge Storage
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.2, APRIL, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.2.286 ISSN(Online) 2233-4866 Highly Scalable NAND Flash Memory Cell
More informationStorage Class Memory and the data center of the future
IBM Almaden Research Center Storage Class Memory and the data center of the future Rich Freitas HPC System performance trends System performance requirement has historically double every 18 mo and this
More informationFlash and Storage Class Memories. Technology Overview & Systems Impact. Los Alamos/HECFSIO Conference August 6, 2008
Flash and Storage Class Memories Technology Overview & Systems Impact Winfried W. Wilcke Sr. Manager, Nanoscale Science & Technology; Program Director, Silicon Valley Projects Los Alamos/HECFSIO Conference
More informationNanotechnologies for the Integrated Circuits
Nanotechnologies for the Integrated Circuits September 23, 2015 Dr. Bertrand Cambou Professor of Practice NAU, Cybersecurity School of Informatics, Computing, and Cyber-Systems Agenda The Market Silicon
More informationPPGCC. Non-Volatile Memory: Emerging Technologies And Their Impacts on Memory Systems. Taciano Perez, César A. F. De Rose. Technical Report Nº 060
Pontifícia Universidade Católica do Rio Grande do Sul Faculdade de Informática Pós-Graduação em Ciência da Computação Non-Volatile Memory: Emerging Technologies And Their Impacts on Memory Systems Taciano
More information3D NAND Technology Implications to Enterprise Storage Applications
3D NAND Technology Implications to Enterprise Storage Applications Jung H. Yoon Memory Technology IBM Systems Supply Chain Outline Memory Technology Scaling - Driving Forces Density trends & outlook Bit
More informationChapter 1 Introduction to The Semiconductor Industry 2005 VLSI TECH. 1
Chapter 1 Introduction to The Semiconductor Industry 1 The Semiconductor Industry INFRASTRUCTURE Industry Standards (SIA, SEMI, NIST, etc.) Production Tools Utilities Materials & Chemicals Metrology Tools
More informationFlash Memory Jan Genoe KHLim Universitaire Campus, Gebouw B 3590 Diepenbeek Belgium
Flash Memory Jan Genoe KHLim Universitaire Campus, Gebouw B 3590 Diepenbeek Belgium http://www.khlim.be/~jgenoe [1] http://en.wikipedia.org/wiki/flash_memory Geheugen 1 Product evolution Jan Genoe: Geheugen
More informationSemiconductor Memories
Semiconductor Memories Semiconductor memories array capable of storing large quantities of digital information are essential to all digital systems Maximum realizable data storage capacity of a single
More informationMemory Basics. SRAM/DRAM Basics
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationPrice/performance Modern Memory Hierarchy
Lecture 21: Storage Administration Take QUIZ 15 over P&H 6.1-4, 6.8-9 before 11:59pm today Project: Cache Simulator, Due April 29, 2010 NEW OFFICE HOUR TIME: Tuesday 1-2, McKinley Last Time Exam discussion
More informationCrystalline solids. A solid crystal consists of different atoms arranged in a periodic structure.
Crystalline solids A solid crystal consists of different atoms arranged in a periodic structure. Crystals can be formed via various bonding mechanisms: Ionic bonding Covalent bonding Metallic bonding Van
More informationRAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
More informationCrossbar Resistive Memory:
White Paper Crossbar Resistive Memory: The Future Technology for NAND Flash By Hagop Nazarian, Vice President of Engineering and Co-Founder Abstract NAND Flash technology has been serving the storage memory
More information4 th Workshop on Innovative Memory Technologies
Resistive RAM (ReRAM) Technology for High Density Memory Applications Sunjung Kim sj-21.kim@samsung.com Semiconductor R&DC Center SAMSUNG Electronics 4 th Workshop on Innovative Memory Technologies Contents
More informationMemory. The memory types currently in common usage are:
ory ory is the third key component of a microprocessor-based system (besides the CPU and I/O devices). More specifically, the primary storage directly addressed by the CPU is referred to as main memory
More informationComputer Systems Structure Main Memory Organization
Computer Systems Structure Main Memory Organization Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Storage/Memory
More information1 / 25. CS 137: File Systems. Persistent Solid-State Storage
1 / 25 CS 137: File Systems Persistent Solid-State Storage Technology Change is Coming Introduction Disks are cheaper than any solid-state memory Likely to be true for many years But SSDs are now cheap
More information1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
More informationDriving The Need For Innovative Memory Solutions
Driving The Need For Innovative Memory Solutions Dr. Ronald D. Black President & CEO 3 February 2014 Quote When a management with a reputation for brilliance tackles a business with a reputation for bad
More informationCharge-Trapping (CT) Flash and 3D NAND Flash Hang-Ting Lue
Charge-Trapping (CT) Flash and 3D NAND Flash Hang-Ting Lue Macronix International Co., Ltd. Hsinchu,, Taiwan Email: htlue@mxic.com.tw 1 Outline Introduction 2D Charge-Trapping (CT) NAND 3D CT NAND Summary
More informationYaffs NAND Flash Failure Mitigation
Yaffs NAND Flash Failure Mitigation Charles Manning 2012-03-07 NAND flash is one of very few types of electronic device which are knowingly shipped with errors and are expected to generate further errors
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationOverview of emerging nonvolatile memory technologies
Meena et al. Nanoscale Research Letters 2014, 9:526 NANO REVIEW Overview of emerging nonvolatile memory technologies Jagan Singh Meena, Simon Min Sze, Umesh Chand and Tseung-Yuen Tseng * Open Access Abstract
More informationProviding Battery-Free, FPGA-Based RAID Cache Solutions
Providing Battery-Free, FPGA-Based RAID Cache Solutions WP-01141-1.0 White Paper RAID adapter cards are critical data-center subsystem components that ensure data storage and recovery during power outages.
More informationLeakage Power Reduction Using Sleepy Stack Power Gating Technique
Leakage Power Reduction Using Sleepy Stack Power Gating Technique M.Lavanya, P.Anitha M.E Student [Applied Electronics], Dept. of ECE, Kingston Engineering College, Vellore, Tamil Nadu, India Assistant
More informationWITH the proliferation of electronic devices that utilize
IOWA STATE UNIVERSITY - CPRE581, DECEMBER 2010 1 A Survey of Phase Change Memory (PCM) Heather Garnell, Matthew Kocsis, Matthew Weber Abstract Phase change memory (PCM) brings opportunity to replace multiple
More informationHeterogeneous Sensor System on Chip
Introduction of M2M Networks Heterogeneous Sensor System on Chip Chih Ting Lin Yi Chang Lu Graduate Institute of Electronics Engineering National Taiwan University Billions of Connected Devices Applications
More informationData Storage at the Nanoscale
Data Storage at the Nanoscale Advances and Applications edited by Gan Fuxi Wang Yang Data Storage at the Nanoscale Data Storage at the Nanoscale Advances and Applications editors Preben Maegaard edited
More informationNAND Flash Architecture and Specification Trends
NAND Flash Architecture and Specification Trends Michael Abraham (mabraham@micron.com) NAND Solutions Group Architect Micron Technology, Inc. August 2012 1 Topics NAND Flash Architecture Trends The Cloud
More informationChapter 6. 6.1 Introduction. Storage and Other I/O Topics. p. 570( 頁 585) Fig. 6.1. I/O devices can be characterized by. I/O bus connections
Chapter 6 Storage and Other I/O Topics 6.1 Introduction I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections
More informationFLASH TECHNOLOGY DRAM/EPROM. Flash. 1980 1982 1984 1986 1988 1990 1992 1994 1996 Year Source: Intel/ICE, "Memory 1996"
10 FLASH TECHNOLOGY Overview Flash memory technology is a mix of EPROM and EEPROM technologies. The term flash was chosen because a large chunk of memory could be erased at one time. The name, therefore,
More informationDESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
More informationECE 410: VLSI Design Course Introduction
ECE 410: VLSI Design Course Introduction Professor Andrew Mason Michigan State University Spring 2008 ECE 410, Prof. A. Mason Lecture Notes Page i.1 Age of electronics microcontrollers, DSPs, and other
More informationFrom physics to products
From physics to products From MRAM to MLU and beyond memory Magnetic Random Access Memory Magnetic Logic Unit Lucien Lombard Crocus-Technology Overview 1 - The semiconductor industry 2 - Crocus-Technology
More informationAN1837. Non-Volatile Memory Technology Overview By Stephen Ledford Non-Volatile Memory Technology Center Austin, Texas.
Order this document by /D Non-Volatile Memory Technology Overview By Stephen Ledford Non-Volatile Memory Technology Center Austin, Texas Introduction Today s microcontroller applications are more sophisticated
More information5V Tolerance Techniques for CoolRunner-II Devices
Application Note: Coolunner-II CPLDs XAPP429 (v1.0) August 8, 2003 5V Tolerance Techniques for Summary This document describes several different methods for interfacing 5V signals to Coolunner - II devices.
More informationModule 7 : I/O PADs Lecture 33 : I/O PADs
Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up
More informationIntel s Revolutionary 22 nm Transistor Technology
Intel s Revolutionary 22 nm Transistor Technology Mark Bohr Intel Senior Fellow Kaizad Mistry 22 nm Program Manager May, 2011 1 Key Messages Intel is introducing revolutionary Tri-Gate transistors on its
More informationCONTENTS. Preface. 1.1.2. Energy bands of a crystal (intuitive approach)
CONTENTS Preface. Energy Band Theory.. Electron in a crystal... Two examples of electron behavior... Free electron...2. The particle-in-a-box approach..2. Energy bands of a crystal (intuitive approach)..3.
More informationCHARGE pumps are the circuits that used to generate dc
INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE 2011 27 A Charge Pump Circuit by using Voltage-Doubler as Clock Scheme Wen Chang Huang, Jin Chang Cheng,
More informationHandout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories
Handout 17 by Dr Sheikh Sharif Iqbal Memory Unit and Read Only Memories Objective: - To discuss different types of memories used in 80x86 systems for storing digital information. - To learn the electronic
More informationDesign and analysis of flip flops for low power clocking system
Design and analysis of flip flops for low power clocking system Gabariyala sabadini.c PG Scholar, VLSI design, Department of ECE,PSNA college of Engg and Tech, Dindigul,India. Jeya priyanka.p PG Scholar,
More informationSolid State Technology What s New?
Solid State Technology What s New? Dennis Martin, President, Demartek www.storagedecisions.com Agenda: Solid State Technology What s New? Demartek About Us Solid-state storage overview Types of NAND flash
More informationLinux kernel support to exploit phase change memory
Linux kernel support to exploit phase change memory Youngwoo Park, Sung Kyu Park and Kyu Ho Park Korea Advanced Institute of Science and Technology (KAIST) (ywpark,skpark)@core.kaist.ac.kr and kpark@ee.kaist.ac.kr
More informationIntroduction to CMOS VLSI Design
Introduction to CMOS VLSI esign Slides adapted from: N. Weste,. Harris, CMOS VLSI esign, Addison-Wesley, 3/e, 24 Introduction Integrated Circuits: many transistors on one chip Very Large Scale Integration
More informationThe Technologies & Architectures. President, Demartek
Deep Dive on Solid State t Storage The Technologies & Architectures Dennis Martin Dennis Martin President, Demartek Demartek Company Overview Industry analysis with on-site test lab Lab includes servers,
More informationSRAM Scaling Limit: Its Circuit & Architecture Solutions
SRAM Scaling Limit: Its Circuit & Architecture Solutions Nam Sung Kim, Ph.D. Assistant Professor Department of Electrical and Computer Engineering University of Wisconsin - Madison SRAM VCC min Challenges
More informationMagnetoresistive Random Access Memory (MRAM) By James Daughton Copyright 2/4/00
I. Introduction In 1984 Drs. Arthur Pohm and Jim Daughton, both employed at that time by Honeywell, conceived of a new class of magnetoresistance memory devices which offered promise for high density,
More informationSLC vs MLC: Proper Flash Selection for SSDs in Industrial, Military and Avionic Applications. A TCS Space & Component Technology White Paper
SLC vs MLC: Proper Flash Selection for SSDs in Industrial, Military and Avionic Applications A TCS Space & Component Technology White Paper Introduction As with most storage technologies, NAND Flash vendors
More informationComputing for Data-Intensive Applications:
Computing for Data-Intensive Applications: Beyond CMOS and Beyond Von-Neumann Said Hamdioui Computer Engineering Delft University of Technology The Netherlands Workshop on Memristive systems for Space
More informationConditioned Reflex Mimic Circuit Design
University of Wisconsin-Madison ECE734 Final Project Spring 2013 Conditioned Reflex Mimic Circuit Design Gengyu Yang 2013.5 Abstract Neural network holds great promise to be the next generation computer
More informationIntroduction to VLSI Fabrication Technologies. Emanuele Baravelli
Introduction to VLSI Fabrication Technologies Emanuele Baravelli 27/09/2005 Organization Materials Used in VLSI Fabrication VLSI Fabrication Technologies Overview of Fabrication Methods Device simulation
More informationPhase Change Memory for Neuromorphic Systems and Applications
Phase Change Memory for Neuromorphic Systems and Applications M. Suri 1, O. Bichler 2, D. Querlioz 3, V. Sousa 1, L. Perniola 1, D. Vuillaume 4, C. Gamrat 2, and B. DeSalvo 1 (manan.suri@cea.fr, barbara.desalvo@cea.fr)
More informationCCD and CMOS Image Sensor Technologies. Image Sensors
CCD and CMOS Image Sensor Technologies Image Sensors There are Two Main types of Image Sensors are available today: CCD and CMOS Both were originally developed in the late 1960 s and 1970 s Defining Some
More informationNAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ
What is NAND Flash? What is the major difference between NAND Flash and other Memory? Structural differences between NAND Flash and NOR Flash What does NAND Flash controller do? How to send command to
More informationThe 2007 Nobel Prize in Physics. Albert Fert and Peter Grünberg
The 2007 Nobel Prize in Physics Albert Fert and Peter Grünberg Albert Fert and Peter Grünberg are well-known for having opened a new route in science and technology by their discovery of the Giant MagnetoResistance
More informationSpacecraft Computer Systems. Colonel John E. Keesee
Spacecraft Computer Systems Colonel John E. Keesee Overview Spacecraft data processing requires microcomputers and interfaces that are functionally similar to desktop systems However, space systems require:
More informationVLSI Fabrication Process
VLSI Fabrication Process Om prakash 5 th sem ASCT, Bhopal omprakashsony@gmail.com Manisha Kumari 5 th sem ASCT, Bhopal Manisha2686@gmail.com Abstract VLSI stands for "Very Large Scale Integration". This
More informationIII. MEMS Projection Helvetica 20 Displays
Helvetica 26 Helvetica 22 III. MEMS Projection Displays Micro Mirror Projection - Texas Instruments DMD - Daewoo Elec. AMA Grating Light Valve - Silicon Light Machines Image Projection Color Synthesis
More informationSLC vs MLC: Which is best for high-reliability apps?
SLC vs MLC: Which is best for high-reliability apps? Here's an examination of trade-offs, with an emphasis on how they affect the reliability of storage targeted at industrial, military and avionic applications.
More informationPreliminary Evaluation of Data Retention Characteristics for Ferroelectric Random Access Memories (FRAMs).
1 Preliminary Evaluation of Data Retention Characteristics for Ferroelectric Random Access Memories (FRAMs). 1.0 Introduction 1.1 FRAM Technology Background Ashok K. Sharma/NASA Ashok.k.Sharma.1@gsfc.nasa.gov
More informationCOURSE: PHYSICS DEGREE: COMPUTER ENGINEERING year: 1st SEMESTER: 1st
COURSE: PHYSICS DEGREE: COMPUTER ENGINEERING year: 1st SEMESTER: 1st WEEKLY PROGRAMMING WEE K SESSI ON DESCRIPTION GROUPS GROUPS Special room for LECTU PRAC session RES TICAL (computer classroom, audiovisual
More informationData Distribution Algorithms for Reliable. Reliable Parallel Storage on Flash Memories
Data Distribution Algorithms for Reliable Parallel Storage on Flash Memories Zuse Institute Berlin November 2008, MEMICS Workshop Motivation Nonvolatile storage Flash memory - Invented by Dr. Fujio Masuoka
More informationSimulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material
Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material Yu Xuequan, Yan Hang, Zhang Gezi, Wang Haisan Huawei Technologies Co., Ltd Lujiazui Subpark, Pudong Software
More informationLarge-Capacity Flash Memories and Their Application to Flash Cards
Large-Capacity Flash Memories and Their Application to Flash Cards 68 Large-Capacity Flash Memories and Their Application to Flash Cards Takashi Totsuka Kazunori Furusawa OVERVIEW: Flash cards using flash
More informationImplementation of High Step-Up Solar Power Optimizer for DC Micro Grid Application
Implementation of High tepup olar Power Optimizer for C Micro Grid Application hihming Chen, KeRen Hu, TsorngJuu Liang, and YiHsun Hsieh Advanced Optoelectronic Technology Center epartment of Electrical
More informationChapter 7 Memory and Programmable Logic
NCNU_2013_DD_7_1 Chapter 7 Memory and Programmable Logic 71I 7.1 Introduction ti 7.2 Random Access Memory 7.3 Memory Decoding 7.5 Read Only Memory 7.6 Programmable Logic Array 77P 7.7 Programmable Array
More informationTrue Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique
True Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique Priyanka Sharma ME (ECE) Student NITTTR Chandigarh Rajesh Mehra Associate Professor Department of ECE NITTTR Chandigarh
More informationLow Power AMD Athlon 64 and AMD Opteron Processors
Low Power AMD Athlon 64 and AMD Opteron Processors Hot Chips 2004 Presenter: Marius Evers Block Diagram of AMD Athlon 64 and AMD Opteron Based on AMD s 8 th generation architecture AMD Athlon 64 and AMD
More informationFlash s Role in Big Data, Past Present, and Future OBJECTIVE ANALYSIS. Jim Handy
Flash s Role in Big Data, Past Present, and Future Jim Handy Tutorial: Fast Storage for Big Data Hot Chips Conference August 25, 2013 Memorial Auditorium Stanford University OBJECTIVE ANALYSIS OBJECTIVE
More informationEE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005
EE-612: Nanoscale Transistors (Advanced VLSI Devices) Spring 2005 Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA 765-494-3515 lundstro@purdue.edu 1 evolution
More information