NB100LVEP V/3.3V 2:1:20 Differential HSTL/ECL/PECL Clock Driver

Transcription

1 2.5/3.3 2::20 Differential HSTL/ECL/PECL Clock Driver Description The NB00LEP22 is a low skew 2::20 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The two clock inputs are differential ECL/PECL; CLK/CLK can also receive HSTL signal levels. The LPECL input signals can be either differential configuration or single ended (if the BB output is used). The LEP22 specifically guarantees low output to output skew. Optimal design, layout, and processing minimize skew within a device and from device to device. To ensure tightest skew, both sides of differential outputs should be terminated identically into 50 even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew. The NB00LEP22, as with most other ECL devices, can be operated from a positive CC supply in LPECL mode. This allows the LEP22 to be used for high performance clock distribution in +3.3 or +2.5 systems. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For more information on PECL terminations, designers should refer to Application Note AND8020/D. The BB pin, an internally generated voltage supply, is available to this device only. For single ended LPECL input conditions, the unused differential input is connected to BB as a switching reference voltage. BB may also rebias AC coupled inputs. When used, decouple BB and CC via a 0.0 F capacitor and limit current sourcing or sinking to ma. When not used, BB should be left open. Single ended CLK input operation is limited to a CC 3.0 in LPECL mode, or EE 3.0 in NECL mode. Features 5 ps Typical Output to Output Skew ps Typical Device to Device Skew Jitter Less than 2 ps RMS Maximum Frequency >.0 GHz Typical Thermally Enhanced Lead LQFP and QFN BB Output 5 ps Typical Propagation Delay LPECL and HSTL Mode Operating Range: CC = to 3.8 with EE = 0 NECL Mode Operating Range: CC = 0 with EE = to 3.8 Q Output will Default Low with Inputs Open or at EE Pin Compatible with Motorola MC00EP22 These Devices are Pb Free and are RoHS Compliant FA SUFFIX CASE 848H QFN MN SUFFIX CASE 485M A WL YY WW G = Assembly Location = Wafer Lot = Year = Work Week = Pb Free Package MARKING DIAGRAMS* NB00 LEP22 AWLYYWWG NB00 LEP22 AWLYYWWG *For additional marking information, refer to Application Note AND2/D. ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 0 of this data sheet. Semiconductor Components Industries, LLC, 205 April, 205 Rev. 0 Publication Order Number: NB00LEP22/D

2 Q6 Q7 Q7 Q8 Q9 Q9 CC Q6 Q8 Q0 Q0 Q Q CC Q2 Q Q2 Q Q3 Q Q3 Q Q4 Q Q4 Q3 46 NB00LEP22 20 Q5 Q Q5 Q Q6 Q 49 7 Q6 Q 50 6 Q7 Q0 5 5 Q7 Q CC0 CC0 CC CLKSEL BB CLK All CC, CCO, and EE pins must be externally connected to appropriate Power Supply to guarantee proper operation. The thermally conductive exposed pad on package bottom (see package case drawing) must be attached to a heat sinking conduit, capable of transferring.2 Watts. This exposed pad is electrically connected to EE internally. Figure. Lead LQFP Pinout (Top iew) CLK EE Q9 Q9 Q8 Q8 2

3 Q 0 Q0 Q Q Q2 Q2 Q 3 Q3 Q4 Q4 Q5 Q5 CC0 Exposed Pad (EP) CC0 39 Q6 CC 2 38 Q6 CLKSEL 3 37 Q Q Q8 BB 6 34 Q8 CLK 7 33 Q9 CLK 8 32 Q9 EE 9 3 Q0 Q Q0 Q9 29 Q Q Q Q CC NB00LEP22 CC0 Q7 Q7 Q6 Q6 Q5 Q5 Q4 Q4 Q3 Q3 Q2 Figure 2. Lead QFN Pinout (Top iew) Q2 Table. PIN DESCRIPTION PIN FUNCTION *, ** ECL/PECL Differential Inputs CLK*, CLK** ECL/PECL or HSTL Differential Inputs Q0:9, Q0:9 CLK_SEL* ECL/PECL Differential Outputs ECL/PECL Active Clock Select Input 0 20 Q0 Q9 BB Reference oltage Output CC / CCO Positive Supply EE*** Negative Supply * Pins will default LOW when left open. ** Pins will default HIGH when left open. ***The thermally conductive exposed pad on the bottom of the package is electrically connected to EE internally. Table 2. FUNCTION TABLE CLK CLK CLK_SEL BB CC EE 20 Q0 Q9 CLK_SEL L H Active Input, CLK, CLK Figure 3. Logic Diagram 3

4 Table 3. ATTRIBUTES Characteristics Internal Input Pulldown Resistor alue 75 k Internal Input Pullup Resistor ESD Protection Human Body Model Machine Model Charged Device Model 37.5 k > 2 k > 200 > 2 k Moisture Sensitivity, Indefinite Time Out of Drypack (Note ) QFN Pb Free Pkg Level 3 Level 2 Flammability Rating Oxygen Index: 28 to 34 UL in Transistor Count Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test. For additional information, refer to Application Note AND3/D. 533 Devices Table 4. MAXIMUM RATINGS Symbol Parameter Condition Condition 2 Rating Unit CC PECL Mode Power Supply EE = 0 6 EE NECL Mode Power Supply CC = 0 6 I PECL Mode Input oltage NECL Mode Input oltage EE = 0 CC = 0 I CC 6 I EE 6 I out Output Current Continuous Surge ma ma I BB BB Sink/Source ± ma T A Operating Temperature Range to +85 C T stg Storage Temperature Range 65 to +50 C JA Thermal Resistance (Junction to Ambient) (See Application Information) 0 lfpm 500 lfpm C/W C/W JC Thermal Resistance (Junction to Case) (See Application Information) 0 lfpm 500 lfpm C/W C/W JA Thermal Resistance (Junction to Ambient) (Note ) 0 lfpm 500 lfpm QFN QFN C/W C/W JC Thermal Resistance (Junction to Case) (Note ) 2S2P QFN 2 C/W T sol Wave Solder Pb Pb Free Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected C 4

5 Table 5. LPECL DC CHARACTERISTICS CC = 2.5 ; EE = 0 (Note 2) Symbol Characteristic C 25 C 85 C Min Typ Max Min Typ Max Min Typ Max I EE Power Supply Current ma OH Output HIGH oltage (Note 3) m OL Output LOW oltage (Note 3) m IH Input HIGH oltage (Single Ended) (Note 4) m IL Input LOW oltage (Single Ended) (Note 4) m IHCMR Input HIGH oltage Common Mode Range (Differential Configuration) (Note 5) / CLK/CLK I IH Input HIGH Current A I IL Input LOW Current CLK CLK NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 2. Input and output parameters vary : with CC. EE can vary to All outputs loaded with 50 to CC Do not use BB at CC < IHCMR min varies : with EE, IHCMR max varies : with CC. The IHCMR range is referenced to the most positive side of the differential input signal Unit A Table 6. LPECL DC CHARACTERISTICS CC = 3.3 ; EE = 0 (Note 6) Symbol Characteristic C 25 C 85 C Min Typ Max Min Typ Max Min Typ Max I EE Power Supply Current ma OH Output HIGH oltage (Note 7) m OL Output LOW oltage (Note 7) m IH Input HIGH oltage (Single Ended) m IL Input LOW oltage (Single Ended) m BB Output Reference oltage (Note 8) m IHCMR Input HIGH oltage Common Mode Range (Differential Configuration) (Note 9) / CLK/CLK I IH Input HIGH Current A I IL Input LOW Current CLK CLK NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 6. Input and output parameters vary : with CC. EE can vary to. 7. All outputs loaded with 50 to CC Single ended input operation is limited CC 3.0 in LPECL mode. 9. IHCMR min varies : with EE, IHCMR max varies : with CC. The IHCMR range is referenced to the most positive side of the differential input signal Unit A 5

6 Table 7. LNECL DC CHARACTERISTICS CC = 0, EE = to 3.8 (Note 0) C 25 C 85 C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit I EE Power Supply Current ma OH Output HIGH oltage (Note ) m OL Output LOW oltage (Note ) m IH Input HIGH oltage (Single Ended) m IL Input LOW oltage (Single Ended) m BB Output Reference oltage (Note 2) m IHCMR Input HIGH oltage Common Mode Range (Differential Configuration) (Note 3) / CLK/CLK EE +.2 EE EE +.2 EE EE +.2 EE I IH Input HIGH Current A I IL Input LOW Current CLK CLK A NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 0.Input and output parameters vary : with CC.. All outputs loaded with 50 to CC Single ended input operation is limited EE 3.0 in NECL mode. 3. IHCMR min varies : with EE, IHCMR max varies : with CC. The IHCMR range is referenced to the most positive side of the differential input signal. Table 8. HSTL DC CHARACTERISTICS CC = 3.3 ; EE = 0 0 C 25 C 85 C Symbol IH Characteristic Min Typ Max Min Typ Max Min Typ Max Unit Input HIGH oltage CLK/CLK x x x m IL Input LOW oltage CLK/CLK 300 x x x 00 m X Differential Configuration Cross Point oltage m I IH Input HIGH Current A I IL Input LOW Current CLK CLK A NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 6

7 Table 9. AC CHARACTERISTICS CC = 0 ; EE = to 3.8 or CC = to 3.8 ; EE = 0 (Note 4) C 25 C 85 C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit Opp Differential Output oltage (Figure 4) f out < 50 MHz f out < 0.8 GHz f out <.0 GHz m m m t PLH /t PHL Propagation Delay (Differential Configuration) Qx CLK Qx ps ps t skew Within Device Skew (Note 5) Device to Device Skew (Note 6) ps ps t JITTER Random Clock Jitter (RMS) (Figure 4) ps PP Input Swing (Differential Configuration) (Note 7) (Figure 5) CLK HSTL DCO Output Duty Cycle % t r /t f Output Rise/Fall Time (20% 80%) ps NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 4.Measured with 750 m source (LPECL) or (HSTL) source, 50% duty cycle clock source. All outputs loaded with 50 to CC Skew is measured between outputs under identical transitions and conditions on any one device. 6.Device to Device skew for identical transitions, outputs and CC levels. 7. PP is the differential configuration input voltage swing required to maintain AC characteristics m m 7

8 OPP (m) t JITTER ps (RMS) f IN, INPUT FREQUENCY (GHz) Figure 4. Output oltage ( OPP )/Jitter versus Input Frequency ( CC EE = 25 C) 2 CC (LPECL) CCO (HSTL) IH (DIFF) IH (DIFF) PP PP IHCMR X IL (DIFF) IL (DIFF) EE EE Figure 5. LPECL Differential Input Levels Figure 6. HSTL Differential Input Levels Driver Device Q Q Z o = 50 Z o = 50 D D Receiver Device TT TT = CC 2.0 Figure 7. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D Termination of ECL Logic Devices.) 8

9 APPLICATIONS INFORMATION Using the thermally enhanced package of the NB00LEP22 The NB00LEP22 uses a thermally enhanced lead LQFP package. The package is molded so that a portion of the leadframe is exposed at the surface of the package bottom side. This exposed metal pad will provide the low thermal impedance that supports the power consumption of the NB00LEP22 high speed bipolar integrated circuit and will ease the power management task for the system design. In multilayer board designs, a thermal land pattern on the printed circuit board and thermal vias are recommended to maximize both the removal of heat from the package and electrical performance of the NB00LEP22. The size of the land pattern can be larger, smaller, or even take on a different shape than the exposed pad on the package. However, the solderable area should be at least the same size and shape as the exposed pad on the package. Direct soldering of the exposed pad to the thermal land will provide an efficient thermal conduit. The thermal vias will connect the exposed pad of the package to internal copper planes of the board. The number of vias, spacing, via diameters and land pattern design depend on the application and the amount of heat to be removed from the package. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. The recommended thermal land design for NB00LEP22 applications on multi layer boards comprises a 4 X 4 thermal via array using a.2 mm pitch as shown in Figure 8 providing an efficient heat removal path. 4.6 All Units mm supply enough solder paste to fill those vias and not starve the solder joints. The attachment process for the exposed pad package is equivalent to standard surface mount packages. Figure 9, Recommended solder mask openings, shows a recommended solder mask opening with respect to a 4 X 4 thermal via array. Because a large solder mask opening may result in a poor rework release, the opening should be subdivided as shown in Figure 9. For the nominal package standoff of 0. mm, a stencil thickness of 5 to 8 mils should be considered. 4.6 Thermal ia Array (4 X 4).2 mm Pitch 0.3 mm Diameter All Units mm Exposed Pad Land Pattern Figure 9. Recommended Solder Mask Openings Proper thermal management is critical for reliable system operation. This is especially true for high fanout and high output drive capability products. For thermal system analysis and junction temperature calculation, the thermal resistance parameters of the package are provided:.0 Table 0. Thermal Resistance * lfpm JA C/W JC C/W Thermal ia Array (4 X 4).2 mm Pitch 0.3 mm Diameter 4.6 Exposed Pad Land Pattern Figure 8. Recommended Thermal Land Pattern The via diameter should be approximately 0.3 mm with oz. copper via barrel plating. Solder wicking inside the via may result in voiding during the solder process and must be avoided. If the copper plating does not plug the vias, stencil print solder paste onto the printed circuit pad. This will * Junction to ambient and Junction to board, four conductor layer test board (2S2P) per JESD 5 8 These recommendations are to be used as a guideline, only. It is therefore recommended that users employ sufficient thermal modeling analysis to assist in applying the general recommendations to their particular application to assure adequate thermal performance. The exposed pad of the NB00LEP22 package is electrically shorted to the substrate of the integrated circuit and EE. The thermal land should be electrically connected to EE. 9

10 ORDERING INFORMATION NB00LEP22FAG Device Package Shipping (Pb Free) 60 Units / Tray NB00LEP22FARG NB00LEP22MNG (Pb Free) QFN (Pb Free) 500 / Tape & Reel 260 Units / Tray NB00LEP22MNR2G QFN (Pb Free) 2000 / Tape & Reel For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD80/D. Resource Reference of Application Notes AN5/D ECL Clock Distribution Techniques AN6/D Designing with PECL (ECL at +5.0 ) AN503/D ECLinPS I/O SPiCE Modeling Kit AN504/D Metastability and the ECLinPS Family AN568/D Interfacing Between LDS and ECL AN672/D The ECL Translator Guide AND/D Odd Number Counters Design AND2/D Marking and Date Codes AND8020/D Termination of ECL Logic Devices AND8066/D Interfacing with ECLinPS AND8090/D AC Characteristics of ECL Devices 0

11 PACKAGE DIMENSIONS L T X L/2 SEATING PLANE AG 3 EXPOSED PAD 3 M/2 Z M 4 26 A/2 G 48 PL SCALE : A DETAIL AH D PL AJ AJ 0.08 (0.003) M T X-Y AD Z PL 0.20 (0.008) T X-Y Y B/2 B 0.20 (0.008) E X-Y AG S LQFP EXPOSED PAD CASE 848H ISSUE B C E PLATING AB Z 0.05 (0.002) S Z 0.0 (0.004) T AA ÉÉÉÉ ÇÇÇÇ ÉÉÉÉ ÇÇÇÇ ÉÉÉÉ ÇÇÇÇ D REF DETAIL AJ AJ J 0.08 (0.003) M Y T-U R BASE METAL Z AC NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y4.5M, CONTROLLING DIMENSION: MM. 3. DATUM PLANE E" IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING PLANE. 4. DATUM X", Y" AND Z" TO BE DETERMINED AT DATUM PLANE DATUM E". 5. DIMENSIONS M AND L TO BE DETERMINED AT SEATING PLANE DATUM T". 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.00) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLAND E". 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM D DIMENSION BY MORE THAN 0.08 (0.003). DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 (0.003). MILLIMETERS INCHES DIM MIN MAX MIN MAX A 0.00 BSC BSC B 0.00 BSC BSC C D F G 0.65 BSC BSC H.00 REF BSC J K L 2.00 BSC BSC M 2.00 BSC BSC N 0.20 REF REF P R S REF 2 REF W 2 REF 2 REF AA AB AC AD AE AE K W N DETAIL AH F H P 0.25 GAGE PLANE RECOMMENDED SOLDERING FOOTPRINT X.8 IEW AG AG PKG OUTLINE 0.65 PITCH X 0. DIMENSIONS: MILLIMETERS

12 PACKAGE DIMENSIONS QFN 8x8, P CASE 485M ISSUE C 2X X C C SEATING PLANE PIN ONE REFERENCE X C 0.5 A L D ÉÉÉÉ ÉÉÉÉ ÉÉÉÉ ÉÉÉÉ C 3 D2 A3 REF 4 26 A2 27 A B E A C NOTES:. DIMENSIONING AND TOLERANCING PER ASME Y4.5M, CONTROLLING DIMENSION: MILLIMETERS 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS DIM MIN MAX A A A A REF b D 8.00 BSC D E 8.00 BSC E e 0 BSC K L RECOMMENDED SOLDERING FOOTPRINT X 0.62 E X K e X b NOTE C A B 0.05 C PKG OUTLINE 0 PITCH X 0.30 DIMENSIONS: MILLIMETERS ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC s product/patent coverage may be accessed at /site/pdf/patent Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 563, Denver, Colorado 8027 USA Phone: or Toll Free USA/Canada Fax: or Toll Free USA/Canada orderlit@onsemi.com N. American Technical Support: Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: Japan Customer Focus Center Phone: ON Semiconductor Website: Order Literature: For additional information, please contact your local Sales Representative NB00LEP22/D