AN803. LOCK AND SETTLING TIME CONSIDERATIONS FOR Si5324/27/ 69/74 ANY-FREQUENCY JITTER ATTENUATING CLOCK ICS. 1. Introduction
|
|
- Randall Ray
- 7 years ago
- Views:
Transcription
1 LOCK AND SETTLING TIME CONSIDERATIONS FOR Si5324/27/ 69/74 ANY-FREQUENCY JITTER ATTENUATING CLOCK ICS 1. Introduction As outlined in the Product Bulletin*, issued in January 2013, Silicon Labs has made a change to the Si5324/27/69/ 74 family to improve the frequency locking time. However, in some instances, the time required to clear the Lossof-Lock (LOL) alarm may be longer in some operating configurations on the new devices. The purpose of this application note is to define the differences between LOL Clear Time and frequency locking time, how they may have been affected by the change, and how to optimize the LOL time in relation to the frequency settling time. 2. Lock Indication vs. Frequency Settling Time A phase lock loop (PLL) is a feedback system that strives to set the output frequency equal to that of the input frequency, as determined by the divide-by ratio. There are several states that a PLL can be in: unlocked, an in-between state (such as acquiring lock state), and finally a locked state. Also various terms can be used to describe the time for a PLL to acquire a locked status, such as acquisition time, lock time and settling time. There are also several ways to measure lock, phase vs. frequency, plus the degree of resolution it is measured to, eg., to within 5 ppm or 5 ppb of the final value. All of these variations impact the final result. There are conditions in which a PLL is unquestionably locked. There are also conditions which a PLL is unquestionably unlocked. However, there are several other states, such as acquiring lock, tracking an input change, locked but wandering, locked but unstable, etc. Whereas a lock condition can have various degrees of being locked, such as an analog function, the Loss of Lock output is digital: the PLL is locked or the PLL is unlocked. The Si53xx family LOL algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock. A retriggerable one-shot is set each time a potential phase cycle slip condition is detected. If no potential phase cycle slip occurs for the retrigger time, the LOL output is set low, indicating the PLL is in lock. 3. Product Update s Effect on PLL Parametrics During the acquisition phase a lock detect circuit can oscillate between reporting a locked and unlocked condition as the PLL transitions from slightly high to slightly low in frequency, as shown in Figure 1. Silicon Labs has recently introduced a modification to stabilize LOL by forcing it to a logic high state, which will result in a decrease in frequency settling time. This improvement is required in low loop BW applications only, which include the Si5324, Si5327, Si5369, and Si5374. Figure 2 shows the improved LOL condition due to the modification. Note: * Product Bulletin : Si5324/27/69/74 Improved Lock Time, issued on 28-Jan-2013, is available and automatically distributed to registered users of Rev /13 Copyright 2013 by Silicon Laboratories AN803
2 Figure 1. Extended LOL, Low Loop BW Figure 2. Improved LOL Time Lock time would normally be much longer for a low loop BW setting, such as 4 Hz, and on the order of several seconds to minutes. However, this length is intolerable in some applications, which require a minimal lock time. The Si53xx family includes a fast lock feature which helps provide a fast lock time for low loop BW applications. The Fastlock feature sets the PLL loop BW to a maximum value during the initial acquisition cycle, or an ICAL command, and reverts back to the low loop BW once the LOL is released. The higher loop BW, as set by the fast lock feature, will also be active once the Si5324/69/74 has entered Digital Hold (provided that Digital Hold Valid is valid) to aid relocking times, and once again it reverts back to a low loop BW when the PLL relocks. As a result, lock times actually decreased, as seen when comparing Figure 1 and Figure 2. However, in some applications, there will be an increase in LOL Clear Time which is unwarranted (see Figure 3 and Figure 4). There is an easy modification that can be used to revert back to pre-modification performance. 4. Impact of System Level Changes At the system level, LOL can be used to determine a locked condition before a system is allowed to pass traffic. For some frequency plans, the LOL time has decreased, as shown in Figure 1 and Figure 2, which should not cause any issues. For the frequency plans with an increased LOL time, passing diagnostic testing will require a longer period of time. An example of the LOL measurement is shown in Figure 3 and Figure 4. Figure 3 shows the LOL time for an Si5324 in a MHz to MHz application with the lowest loop BW setting before the modification. Figure 4 shows the LOL time after the modification. We see an increase in LOL time from 3.8 seconds to 13 seconds. However, when the frequency settling time is measured, as in Figure 5, we see the performance has improved from 2.5 seconds to under 1 second.the overall or real lock time performance has improved. In this example, it is safe to make adjustments that revert LOL times back to the pre-modification performance. 2 Rev. 0.1
3 Figure 3. LOL Time Before Modification Figure 4. LOL Time After Modification Rev
4 25 Frequency Settling Time m p Time in Seconds Pre Modification Series1 Post Series2 Modification Figure 5. Modification Frequency Improvement 4 Rev. 0.1
5 5. Optimizing LOL Clear Time Using the LOCKT Register Setting The LOL active high state time can be modified by making adjustments to the LOCKT function. Decreasing the LOCKT time will also decrease the LOL active high time, however it does not change the frequency settling time. In the above example, LOCKT was modified from 53 ms to 13 ms and LOCKT was restored back to 3.7 seconds as shown in Figure 7. If LOCKT is set too low in value then it can cause an early release of fast lock resulting in extended lock times. Table 1 show the LOL time versus LOCKT. In this example, the frequency settling time was about 1 second and modifying the LOCKT to 6.6 ms would be a conservative setting. Note these figures are provided for informational purposes only and actual results will differ depending on the frequency plan. Table 1. LOL Time vs. LOCKT Setting, to MHz LOCKT Register Setting Register 19[2:0] LOCKT Setting LOL Time (in seconds) Frequency Settling Time (in seconds) 0x0 100 ms x ms x ms x ms x4 6.6 ms x5 3.3 ms x ms x ms Rev
6 6. Modifying LOCKT LOCKT can easily be modified by using DSLLsim. After starting up the latest revision of DSPLLsim, select Enter File, select Read from register map test file and enter the current frequency plan, select the Input Clocks tab and modify LOCKT as shown in Figure 6. Resave the register file. LOCKT can also be modified by changing the values in register 19 [2:0]. See the appropriate data sheet for more details. Figure 6. LOCKT Modification Location, Select Input Clocks Tab in DSPLLsim 6 Rev. 0.1
7 Figure 7. LOL Time is Restored Back to Less than 4 Seconds with a LOCKT Modification Rev
8 7. Verifying the NVM Revision In some cases, it will be helpful to query the Si53xx to determine which NVM version is loaded. The purpose of this query is to identify the device s vintage and from this the appropriate LOCKT setting can be selected for use in the register plan. Register 185 contains which NVM revision is used and this applies for all Si5324s, Si5374s, Si5368s and Si5374s. Table 2 contains the NVM revision pre- and post-product Bulletin Table 2. NVM Revision Pre- and Post-Modification, Register 185 Device NVM before 5/1/2013 as well as three new part numbers 1 Si5324E-C-GM Si5374C-A-BL Si5374C-A-GL NVM on or after 5/1/2013 Si5324, Register h 16h Si5327, Register h 16h Si5369, Register h 16h Si5374, Register h 16h Notes: 1. These three specific new part numbers were created for applications which require pre-modification performance. Contact applications engineering with a detailed frequency plan if there are any concerns with the LOL improvement and for recommendations as to LOCKT modifications. 8 Rev. 0.1
9 ClockBuilder Pro One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and ios (CBGo only). Timing Portfolio SW/HW Quality Support and Community community.silabs.com Disclaimer Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Trademark Information Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world s most energy friendly microcontrollers", Ember, EZLink, EZMac, EZRadio, EZRadioPRO, DSPLL, ISOmodem, Precision32, ProSLIC, SiPHY, USBXpress and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders. Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX USA
AN962: Implementing Master-Slave Timing Redundancy in Wireless and Packet- Based Network Applications
AN962: Implementing -Slave Timing Redundancy in Wireless and Packet- Based Network Applications Robust synchronization distribution schemes have historically been essential to communication networks and
More informationAN952: PCIe Jitter Estimation Using an Oscilloscope
AN952: PCIe Jitter Estimation Using an Oscilloscope Jitter of the reference clock has a direct impact on the efficiency of the data transfer between two PCIe devices. The data recovery process is able
More informationFigure 1. 8-Bit USB Debug Adapter
8-BIT USB DEBUG ADAPTER USER S GUIDE 1. Introduction The 8-bit USB Debug Adapter (UDA) provides the interface between the PC s USB port and the Silicon Labs 8-bit target device s in-system debug/programming
More informationFigure 1. Proper Method of Holding the ToolStick. Figure 2. Improper Method of Holding the ToolStick
TOOLSTICK PROGRAMMING ADAPTER USER S GUIDE 1. Handling Recommendations The ToolStick Base Adapter and daughter cards are distributed without any protective plastics. To prevent damage to the devices or
More informationAN862. OPTIMIZING Si534X JITTER PERFORMANCE IN NEXT GENERATION INTERNET INFRASTRUCTURE SYSTEMS. 1. Introduction
OPTIMIZING Si534X JITTER PERFORMANCE IN NEXT GENERATION INTERNET INFRASTRUCTURE SYSTEMS 1. Introduction To realize 100 fs jitter performance of the Si534x jitter attenuators and clock generators in real-world
More informationAN111: Using 8-Bit MCUs in 5 Volt Systems
This document describes how to incorporate Silicon Lab s 8-bit EFM8 and C8051 families of devices into existing 5 V systems. When using a 3 V device in a 5 V system, the user must consider: A 3 V power
More informationAN580 INFRARED GESTURE SENSING. 1. Introduction. 2. Hardware Considerations
INFRARED GESTURE SENSING 1. Introduction Touchless user interfaces are an emerging trend in embedded electronics as product designers seek out innovative control methods and more intuitive ways for users
More informationTS1005 Demo Board COMPONENT LIST. Ordering Information. SC70 Packaging Demo Board SOT23 Packaging Demo Board TS1005DB TS1005DB-SOT
REVISION NOTE The current revision for the TS1005 Demo Boards display the identifier TS100x Demo Board on the top side of the evaluation board as depicted in Figure 1. If the identifier is not printed
More informationAN486: High-Side Bootstrap Design Using ISODrivers in Power Delivery Systems
AN486: High-Side Bootstrap Design Using ISODrivers in Power Delivery Systems Silicon Labs ISOdrivers are isolated gate drivers that combine low latency, high-drivestrength gate drive circuits with on-chip
More informationAN922: Using the Command Line Interface (CLI) for Frequency On-the-Fly with the Si5346/47
AN922: Using the Command Line Interface (CLI) for Frequency On-the-Fly with the Si5346/47 Clockbuilder Pro comes with a command line interface (CLI)that can be used for adjusting the configuration of Si534x/8x
More informationUG103.8: Application Development Fundamentals: Tools
UG103.8: Application Development Fundamentals: Tools This document provides an overview of the toolchain used to develop, build, and deploy EmberZNet and Silicon Labs Thread applications, and discusses
More informationRoHs compliant, Pb-free Industrial temperature range: 40 to +85 C Footprint-compatible with ICS552-02 1.8, 2.5, or 3.3 V operation 16-TSSOP
1:8 LOW JITTER CMOS CLOCK BUFFER WITH 2:1 INPUT MUX (
More informationUG129: ZigBee USB Virtual Gateway Reference Design (RD-0002-0201) User's Guide
UG129: ZigBee USB Virtual Gateway Reference Design (RD-0002-0201) User's Guide The ZigBee USB Virtual Gateway Reference Design (RD-0002-0201) is designed to demonstrate ZigBee gateway functionality with
More informationMaking Prototyping Boards for the EFM32 kits
Making Prototyping Boards for the EFM32 kits AN0031 - Application Note Introduction This application note describes how anyone can make their own custom prototyping boards that can be connected directly
More informationUG103-13: Application Development Fundamentals: RAIL
UG103-13: Application Development Fundamentals: RAIL Silicon Labs RAIL (Radio Abstraction Interface Layer) provides an intuitive, easily-customizable radio interface layer that is designed to support proprietary
More informationCPU. PCIe. Link. PCIe. Refclk. PCIe Refclk. PCIe. PCIe Endpoint. PCIe. Refclk. Figure 1. PCIe Architecture Components
AN562 PCI EXPRESS 3.1 JITTER REQUIREMENTS 1. Introduction PCI Express () is a serial point-to-point interconnect standard developed by the Peripheral Component Interconnect Special Interest Group (PCI-SIG).
More informationCurrent Digital to Analog Converter
Current Digital to Analog Converter AN0064 - Application Note Introduction This application note describes how to use the EFM32 Current Digital to Analog Converter (IDAC), a peripheral that can source
More informationAN614 A SIMPLE ALTERNATIVE TO ANALOG ISOLATION AMPLIFIERS. 1. Introduction. Input. Output. Input. Output Amp. Amp. Modulator or Driver
A SIMPLE ALTERNATIVE TO ANALOG ISOLATION AMPLIFIERS 1. Introduction Analog circuits sometimes require linear (analog) signal isolation for safety, signal level shifting, and/or ground loop elimination.
More informationBootloader with AES Encryption
...the world's most energy friendly microcontrollers Bootloader with AES Encryption AN0060 - Application Note Introduction This application note describes the implementation of a bootloader capable of
More informationAN583: Safety Considerations and Layout Recommendations for Digital Isolators
AN583: Safety Considerations and Layout Recommendations for Digital Isolators This application note details the creepage and clearance requirements of an isolator type component, such as a digital isolator,
More informationETRX3USB ETRX3USB-LRS ETRX3USB+8M ETRX3USB-LRS+8M PRODUCT MANUAL
Telegesis ETRX3USB TG-PM-0518-ETRX357USB r4 Product Manual Telegesis is a trademark of Silicon Laboratories Inc. ZigBee USB STICKS: ETRX3USB ETRX3USB-LRS ETRX3USB+8M ETRX3USB-LRS+8M PRODUCT MANUAL 2015
More informationFigure 1. Classes of Jitter
A PRIMER ON JITTER, JITTER MEASUREMENT AND PHASE-LOCKED LOOPS 1. Introduction As clock speeds and communication channels run at ever higher frequencies, engineers who have previously had little need to
More informationTable 1. RF Pico Boards of the EZRadioPRO Development Kits. Qty Description Part Number
EZRADIOPRO DEVELOPMENT KITS USER S GUIDE 1. Kits Overview This user's guide describes the development kits of the EZRadioPRO wireless development kit family. Each kit contains two RF nodes based on the
More informationUSB Audio Simplified
USB Audio Simplified The rapid expansion of the universal serial bus (USB) standard in consumer electronics products has extended the use of USB connectivity to propagate and control digital audio. USB
More informationBackup Power Domain. AN0041 - Application Note. Introduction
Backup Power Domain AN0041 - Application Note Introduction This application note describes how to use the EFM32 Backup Power Domain and Backup Real Time Counter. An included software example for the Giant
More informationSi52142 PCI-EXPRESS GEN 1, GEN 2, & GEN 3 TWO OUTPUT CLOCK GENERATOR WITH 25 MHZ REFERENCE CLOCK. Features. Applications.
PCI-EXPRESS GEN 1, GEN 2, & GEN 3 TWO OUTPUT CLOCK GENERATOR WITH 25 MHZ REFERENCE CLOCK Features PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant Gen 3 SRNS Compliant Two 100 MHz, 125
More informationTelegesis is a trademark of Silicon Laboratories Inc. Telegesis ZigBee Communications Gateway. Product Manual
Telegesis ZigBee Communications Gateway TG-PM-510 ZigBee Communications Gateway Product Manual 0510r6 Telegesis is a trademark of Silicon Laboratories Inc. Telegesis ZigBee Communications Gateway Product
More informationSelecting the Right MCU Can Squeeze Nanoamps out of Your Next Internet of Things Application
Selecting the Right MCU Can Squeeze Nanoamps out of Your Next Internet of Things Application www.silabs.com Introduction Industry leaders predict that the number of connected devices for the Internet of
More informationSi52144 PCI-EXPRESS GEN 1, GEN 2, & GEN 3 QUAD OUTPUT CLOCK GENERATOR. Features. Applications. Description. Functional Block Diagram
PCI-EXPRESS GEN 1, GEN 2, & GEN 3 QUAD OUTPUT CLOCK GENERATOR Features PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant Gen 3 SRNS Compliant Supports Serial ATA (SATA) at 100 MHz Low power,
More informationDesign Challenges for Adding Relative Humidity Sensors
Design Challenges for Adding Relative Humidity Sensors Introduction As more and more electronic components are finding their way into outdoor equipment and remote locations, the need for environmental
More informationAPPLICATION. si32library. Callback CMSIS HARDWARE. Figure 1. Firmware Layer Block Diagram
PRECISION32 SOFTWARE DEVELOPMENT KIT CODE EXAMPLES OVERVIEW 1. Introduction The Precision32 code examples are part of the Software Development Kit (SDK) installed with the Precision32 software package
More informationDigital Isolator Evolution Drives Optocoupler Replacement
Digital Isolator Evolution Drives Optocoupler Replacement Introduction Optocouplers have existed in various forms since the late 1960s and find use in many different applications. Because optocouplers
More informationAny-Rate Precision Clocks
Any-Rate Precision Clocks Wireline Market Overview Analog Modems Large installed base and growth in embedded applications Voice Transition to VoIP to reduce service provider cost-of-ownership Timing Large,
More informationAN75. Si322X DUAL PROSLIC DEMO PBX AND GR 909 LOOP TESTING SOFTWARE GUIDE. 1. Introduction
Si322X DUAL PROSLIC DEMO PBX AND GR 909 LOOP TESTING SOFTWARE GUIDE 1. Introduction Silicon Laboratories has developed example software for the Si3220/Si3225 Dual ProSLIC. The source code itself is available
More informationPAC52XX Clock Control Firmware Design
APPLICATION NOTE PAC52XX Clock Control Firmware Design TM Marc Sousa Senior Manager, Systems and Firmware www.active-semi.com Copyright 2014 Active-Semi, Inc. TABLE OF CONTENTS APPLICATION NOTE... 1 Table
More informationAnalog to Digital Converter
Analog to Digital Converter AN0021 - Application Note Introduction This application note describes how to use the EFM32 Analog to Digital Converter to convert an analog input voltage to a digital value.
More informationSimplifying System Design Using the CS4350 PLL DAC
Simplifying System Design Using the CS4350 PLL 1. INTRODUCTION Typical Digital to Analog Converters (s) require a high-speed Master Clock to clock their digital filters and modulators, as well as some
More informationAPPLICATION NOTE. AT07175: SAM-BA Bootloader for SAM D21. Atmel SAM D21. Introduction. Features
APPLICATION NOTE AT07175: SAM-BA Bootloader for SAM D21 Atmel SAM D21 Introduction Atmel SAM Boot Assistant (Atmel SAM-BA ) allows In-System Programming (ISP) from USB or UART host without any external
More informationUG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS
APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS This document provides an overview of the toolchain used to develop, build, and deploy EmberZNet and Silicon Labs Thread applications, and discusses some additional
More informationAN437. Si4432 RF PERFORMANCE AND FCC COMPLIANCE TEST RESULTS. 1. Introduction. 2. Relevant Measurements to comply with FCC
Si4432 RF PERFORMANCE AND FCC COMPLIANCE TEST RESULTS 1. Introduction This document provides measurement results and FCC compliance results for the Si4432B when operated from 902 928 MHz. The measurement
More informationZigBee-2.4-DK 2.4 GHZ ZIGBEE DEVELOPMENT KIT USER S GUIDE. 1. Kit Contents. Figure 1. 2.4 GHz ZigBee Development Kit
2.4 GHZ ZIGBEE DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The 2.4 GHz ZigBee Development Kit contains the following items, shown in Figure 1. 2.4 GHz 802.15.4/ZigBee Target Boards (6) Antennas (6) 9
More informationTouchless switch Object detection Handsets Intrusion/tamper detection. Reflectance-Based Proximity Detection PRX. Signal processing SREN
OPTICAL PROXIMITY DETECTOR Features High-performance proximity detector with a sensing range of up to 50 cm Single-pulse sensing mode for low system power Adjustable detection threshold and strobe frequency
More informationPC Base Adapter Daughter Card UART GPIO. Figure 1. ToolStick Development Platform Block Diagram
TOOLSTICK VIRTUAL TOOLS USER S GUIDE RELEVANT DEVICES 1. Introduction The ToolStick development platform consists of a ToolStick Base Adapter and a ToolStick Daughter card. The ToolStick Virtual Tools
More informationAN588 ENERGY HARVESTING REFERENCE DESIGN USER S GUIDE. 1. Kit Contents. 2. Introduction. Figure 1. Energy Harvesting Sensor Node
ENERGY HARVESTING REFERENCE DESIGN USER S GUIDE 1. Kit Contents The RF to USB Reference Design contains the following items: Si1012 Energy Harvesting Wireless Sensor Node EZRadioPRO USB Dongle ToolStick
More informationAN0822: Simplicity Studio User's Guide
Simplicity Studio greatly reduces development time and complexity with Silicon Labs' EFM32, EFM8, and 8051 MCUs, wireless MCUs, and ZigBee SoCs. Simplicity Studio can create wireless applications and provides
More informationQSG108: Blue Gecko Bluetooth Smart Software Quick-Start Guide
QSG108: Blue Gecko Bluetooth Smart Software Quick-Start Guide Blue Gecko Bluetooth Smart Software Quick-Start Guide This document walks you through the architecture and APIs of the Blue Gecko Bluetooth
More informationAN10850. LPC1700 timer triggered memory to GPIO data transfer. Document information. LPC1700, GPIO, DMA, Timer0, Sleep Mode
LPC1700 timer triggered memory to GPIO data transfer Rev. 01 16 July 2009 Application note Document information Info Keywords Abstract Content LPC1700, GPIO, DMA, Timer0, Sleep Mode This application note
More informationUG103.14: Application Development Fundamentals: Bluetooth Smart Technology
UG103.14: Application Development Fundamentals: Bluetooth Smart Technology This volume of Silicon Labs Application Development Fundamentals series provides an overview of Bluetooth Smart, also known as
More informationAN655 R ANGE TEST APPLICATION FOR EZRADIO AND EZRADIOPRO. 1. Introduction. 2. Supported Radio Types
R ANGE TEST APPLICATION FOR EZRADIO AND EZRADIOPRO 1. Introduction The range evaluation demo provides an easy way to evaluate the link budget of EZRadio and EZRadioPRO devices by performing a range test
More informationAccuracy maintained over the entire operating temperature and voltage range Low Power Consumption
I 2 C TEMPERATURE SENSORS Features High Accuracy Temperature Sensors Si7051: ±0.1 C (max) Si7053: ±0.3 C (max) Si7054: ±0.4 C (max) Si7055: ±0.5 C (max) Si7050: ±1.0 C (max) Wide operating voltage (1.9
More informationAN220 USB DRIVER CUSTOMIZATION
USB DRIVER CUSTOMIZATION Relevant Devices This application note applies to the following devices: CP2101/2/3, C8051F320/1/6/7, C8051F340/1/2/3/4/5/6/7 1. Introduction The information in this document and
More informationCP2110-EK CP2110 EVALUATION KIT USER S GUIDE. 1. Kit Contents. 2. Relevant Documentation. 3. Software Setup
CP2110 EVALUATION KIT USER S GUIDE 1. Kit Contents The CP2110 Evaluation Kit contains the following items: CP2110 Evaluation Board RS232 Serial Cable USB Cable DVD Quick Start Guide 2. Relevant Documentation
More informationGlitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications
Glitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications System designers face significant design challenges in developing solutions to meet increasingly stringent performance and
More informationUSB FM Radio-RD USB FM RADIO USER S GUIDE. 1. USB FM Radio Setup. One-time set-up enables configuration of presets and region specific FM band
USB FM RADIO USER S GUIDE 1. USB FM Radio Setup Follow the instructions listed below to set up and configure the USB FM Radio. 1. Download the USB FM Radio Player from the Silicon Laboratories website
More informationFeatures + REFCLK CLKOUT. Si5013 + DATAOUT DATAIN LOS LTR RESET/CAL CLKDSBL LOS_LVL REXT SLICE_LVL BER_LVL. Si5013-EVB
E VALUATION BOARD FOR Si5013 SiPHY MULTI-RATE SONET/SDH CLOCK AND DATA RECOVERY IC Description The Si5013 evaluation board provides a platform for testing and characterizing Silicon Laboratories Si5013
More informationHow To Develop A Toolstick
TOOLSTICK BASE ADAPTER USER S GUIDE 1. Handling Recommendations To enable development, the ToolStick Base Adapter and daughter cards are distributed without any protective plastics. To prevent damage to
More informationAN104 I NTEGRATING KEIL 8051 TOOLS INTO THE SILICON LABS IDE. 1. Introduction. 2. Key Points. 3. Create a Project in the Silicon Labs IDE
I NTEGRATING KEIL 8051 TOOLS INTO THE SILICON LABS IDE 1. Introduction This application note describes how to integrate the Keil 8051 Tools into the Silicon Labs IDE (Integrated Development Environment).
More informationAN335 USB DRIVER INSTALLATION UTILITY. 1. Description. 2. Installation. 2.1. Install Package
USB DRIVER INSTALLATION UTILITY 1. Description The driver installer and uninstaller combination is a customizable installation utility for Silicon Laboratories USB drivers. These utilities are completely
More information1 Software Overview... 2. 1.1 ncp-uart... 2 1.2 ash-v3-test-app... 2 1.3 ash-v3-test-app Command Line Options... 2. 2 Testing... 2
ASHV3-UART HOST INTERFACING GUIDE This document describes how to set up and test UART communication between a host and Network Co-Processor (NCP) using ASHv3-UART. It assumes that you have a Raspberry
More informationIRTC Compensation and 1 Hz Clock Generation
Freescale Semiconductor Document Number: AN4257 Application Note Rev. 0, January 2011 IRTC Compensation and 1 Hz Clock Generation by: Derek Liu Applications Engineering Shanghai 1 Introduction The MC9S08GW64
More informationSoftware Real Time Clock Implementation on MC9S08LG32
Freescale Semiconductor Document Number: AN4478 Rev. 0, 03/2012 Software Real Time Clock Implementation on MC9S08LG32 by: Nitin Gupta Automotive and Industrial Solutions Group 1 Introduction The MC9S08LG32
More informationOptimizing VCO PLL Evaluations & PLL Synthesizer Designs
Optimizing VCO PLL Evaluations & PLL Synthesizer Designs Today s mobile communications systems demand higher communication quality, higher data rates, higher operation, and more channels per unit bandwidth.
More informationAN3998 Application note
Application note PDM audio software decoding on STM32 microcontrollers 1 Introduction This application note presents the algorithms and architecture of an optimized software implementation for PDM signal
More informationConnect the EFM32 with a Smart Phone through the Audio Jack
...the world's most energy friendly microcontrollers Connect the EFM32 with a Smart Phone through the Audio Jack AN0054 - Application Note Introduction This application note describes how to connect the
More informationAVR131: Using the AVR s High-speed PWM. Introduction. Features. AVR 8-bit Microcontrollers APPLICATION NOTE
AVR 8-bit Microcontrollers AVR131: Using the AVR s High-speed PWM APPLICATION NOTE Introduction This application note is an introduction to the use of the high-speed Pulse Width Modulator (PWM) available
More informationAccurate Loss-of-Signal Detection in 10Gbps Optical Receivers using the MAX3991
Design Note: HFDN-34.0 Rev.1; 04/08 Accurate Loss-of-Signal Detection in 10Gbps Optical Receivers using the MAX3991 Functional Diagrams Pin Configurations appear at end of data sheet. Functional Diagrams
More informationAN10849. LPC1700 RTC hardware auto calibration. Document information. RTC, Hardware Auto Calibration, LPC1700, Graphic LCD
Rev. 01 1 July 2009 Application note Document information Info Keywords Abstract Content RTC, Hardware Auto Calibration, LPC1700, Graphic LCD Using the LPC1700 RTC s auto calibration feature Revision history
More informationAN3332 Application note
Application note Generating PWM signals using STM8S-DISCOVERY Application overview This application user manual provides a short description of how to use the Timer 2 peripheral (TIM2) to generate three
More informationUser Guide. Introduction. HCS12PLLCALUG/D Rev. 0, 12/2002. HCS12 PLL Component Calculator
User Guide HCS12PLLCALUG/D Rev. 0, 12/2002 HCS12 PLL Component Calculator by Stuart Robb Applications Engineering Motorola, East Kilbride Introduction The MC9S12D amily o MCUs includes a Phase-Locked Loop
More informationAPPLICATION NOTE. Secure Personalization with Transport Key Authentication. ATSHA204A, ATECC108A, and ATECC508A. Introduction.
APPLICATION NOTE Secure Personalization with Transport Key Authentication ATSHA204A, ATECC108A, and ATECC508A Introduction The Atmel CryptoAuthentication ATSHA204A, ATECC108A, and ATECC508A devices (crypto
More informationAN220 USB DRIVER CUSTOMIZATION
USB DRIVER CUSTOMIZATION Relevant Devices This application note applies to the following devices: CP2101/2/3/4/5/8, C8051F320/1/6/7, C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D, C8051F380/1/2/3/4/5/6/7, C8051T320/1/2/3/6/7,
More informationIn the idle state, the TIP lead will be high impedance to ground and the RING lead will have the battery voltage. See Figure 1.
G ROUND START IMPLEMENTATION WITH SILICON LABORATORIES DAAS Background The Silicon Laboratories direct access arrangement (DAA) products are designed as a telecommunication interface that rely on loop-start
More informationQSG105 GETTING STARTED WITH SILICON LABS WIRELESS NETWORKING SOFTWARE
GETTING STARTED WITH SILICON LABS WIRELESS NETWORKING SOFTWARE This quick start guide provides basic information on configuring, building, and installing applications using the Thread, EmberZNet RF4CE,
More informationJitter Transfer Functions in Minutes
Jitter Transfer Functions in Minutes In this paper, we use the SV1C Personalized SerDes Tester to rapidly develop and execute PLL Jitter transfer function measurements. We leverage the integrated nature
More informationCS4525 Power Calculator
1. OVERVIEW CS4525 Power Calculator The CS4525 Power Calculator provides many important application-specific performance numbers for the CS4525 based on user-supplied design parameters. The Power Calculator
More informationIntel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor: Spread-Spectrum Clocking to Reduce EMI
Intel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor: Spread-Spectrum Clocking to Reduce EMI Application Note July 2004 Document Number: 254028-002 INFORMATION IN THIS DOCUMENT
More informationAN2604 Application note
AN2604 Application note STM32F101xx and STM32F103xx RTC calibration Introduction The real-time clock (RTC) precision is a requirement in most embedded applications, but due to external environment temperature
More informationMPC8245/MPC8241 Memory Clock Design Guidelines: Part 1
Freescale Semiconductor AN2164 Rev. 4.1, 03/2007 MPC8245/MPC8241 Memory Clock Design Guidelines: Part 1 by Esther C. Alexander RISC Applications, CPD Freescale Semiconductor, Inc. Austin, TX This application
More informationZL30136 GbE and Telecom Rate Network Interface Synchronizer
be and Telecom Rate Network Interface Synchronizer Features rovides synchronous clocks for network interface cards that support synchronous Ethernet (SyncE) in addition to telecom interfaces (T1/E1, DS3/E3,
More informationAT88CK490 Evaluation Kit
AT88CK490 Evaluation Kit CryptoAuthentication USB Dongle HARDWARE USER GUIDE Atmel AT88CK490 CryptoAuthentication Evaluation Kit Introduction The Atmel AT88CK490 CryptoAuthentication Evaluation Kit is
More informationCP2102/9 3.3 3.45 V. 48 MHz Oscillator. USB Function Controller. 640B TX Buffer. 576B RX Buffer 1024B PROM. Figure 1. Example System Diagram
SINGLE-CHIP USB TO UART BRIDGE Single-Chip USB to UART Data Transfer - Integrated USB transceiver; no external resistors required - Integrated clock; no external crystal required - Internal 1024-byte programmable
More informationFlexible Active Shutter Control Interface using the MC1323x
Freescale Semiconductor Document Number: AN4353 Application Note Rev. 0, 9/2011 Flexible Active Shutter Control Interface using the MC1323x by: Dennis Lui Freescale Hong Kong 1 Introduction This application
More informationWhite Paper Amy Chong Yew Ee Online Sales Account Manager APAC Online Sales Center Intel Corporation. BOM Cost Reduction by Removing S3 State
White Paper Amy Chong Yew Ee Online Sales Account Manager APAC Online Sales Center Intel Corporation BOM Cost Reduction by Removing S3 State May 2011 325448 Executive Summary In today s embedded design,
More informationThis document explains various evaluations of digital audio interface receiver LC89091JA.
LC8909JAGEVK LC8909JA Digital Audio Interface Receiver Test Procedure http://onsemi.com This document explains various evaluations of digital audio interface receiver LC8909JA. Table of Contents. Function
More informationPLL frequency synthesizer
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 4 Lab 4: PLL frequency synthesizer 1.1 Goal The goals of this lab exercise are: - Verify the behavior of a and of a complete PLL - Find capture
More informationCUSTOM GOOGLE SEARCH PRO. User Guide. User Guide Page 1
CUSTOM GOOGLE SEARCH PRO User Guide User Guide Page 1 Important Notice reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services
More informationSAMA5D2. Scope. Reference Documents. Atmel SMART ARM-based MPU ERRATA
SAMA5D2 Atmel SMART ARM-based MPU ERRATA Scope This document contains the known errata found on the following Atmel SMART ARM -based SAMA5D2 devices, and planned to be fixed in the next silicon version:
More informationTOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic TAR5SB15~TAR5SB50
TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic TARSB~TARSB Point Regulators (Low-Dropout Regulator) TARSB~TARSB The TARSBxx Series is comprised of general-purpose bipolar single-power-supply
More informationLM337. Three-terminal adjustable negative voltage regulators. Features. Description
Three-terminal adjustable negative voltage regulators Datasheet - production data current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional
More informationAN2680 Application note
Application note Fan speed controller based on STDS75 or STLM75 digital temperature sensor and ST72651AR6 MCU Introduction This application note describes the method of defining the system for regulating
More informationSpread-Spectrum Crystal Multiplier DS1080L. Features
Rev 1; 3/0 Spread-Spectrum Crystal Multiplier General Description The is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs
More informationPESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.
Rev. 02 20 August 2009 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance ElectroStatic Discharge (ESD) protection diode in a SOT23 (TO-236AB) small SMD plastic package
More informationAVR151: Setup and Use of the SPI. Introduction. Features. Atmel AVR 8-bit Microcontroller APPLICATION NOTE
Atmel AVR 8-bit Microcontroller AVR151: Setup and Use of the SPI APPLICATION NOTE Introduction This application note describes how to set up and use the on-chip Serial Peripheral Interface (SPI) of the
More informationAPPLICATION NOTE. RF System Architecture Considerations ATAN0014. Description
APPLICATION NOTE RF System Architecture Considerations ATAN0014 Description Highly integrated and advanced radio designs available today, such as the Atmel ATA5830 transceiver and Atmel ATA5780 receiver,
More informationTOSHIBA Transistor Silicon PNP Epitaxial Type (PCT Process) 2SA1020
2SA12 TOSHIBA Transistor Silicon PNP Epitaxial Type (PCT Process) 2SA12 Power Amplifier Applications Power Switching Applications Unit: mm Low Collector saturation voltage: V CE (sat) =.5 V (max) (I C
More informationHG2 Series Product Brief
Solid State Drives Product Brief - 1 - Rev.2 1. SCOPE T his document describes the specifications of the following model 1.1 2.5inch Case Type Product Number THNS064GG2BB THNS128GG4BB THNS256GG8BB THNS512GG8BB
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK PLL & PLL with Integrated VCO Evaluation
More information3.2 inch QVGA TFT Color LCD User s Guide Version 1 & 2
3.2 inch QVGA TFT Color LCD - User s Guide 3.2 inch QVGA TFT Color LCD User s Guide Version 1 & 2 Give graphics and to your application! EA2-USG-0701 v2.1 Rev A 3.2 inch QVGA TFT Color LCD - User s Guide
More informationAN10441. Level shifting techniques in I 2 C-bus design. Document information
Rev. 01 18 June 2007 Application note Document information Info Keywords Abstract Content I2C-bus, level shifting Logic level shifting may be required when interfacing legacy devices with newer devices
More informationWhat Types of ECC Should Be Used on Flash Memory?
What Types of ECC Should Be Used on Flash Memory? Application 1. Abstract NOR Flash normally does not need ECC (Error-Correcting Code). On the other hand, NAND requires ECC to ensure data integrity. NAND
More information