An FPGA platform for ultra-fast data acquisition

Size: px
Start display at page:

Download "An FPGA platform for ultra-fast data acquisition"

Transcription

1 An FPGA platform for ultra-fast data acquisition M. Caselle, M. Balzer, S. Chilingaryan, A. Kopmann, U. Stevanovic, M. Vogelgesang December 2012 UFO project group KIT Universität des Landes Baden-Württemberg und nationales Forschungszentrum in der Helmholtz-Gemeinschaft

2 Ultra Fast X-ray Imaging (ANKA/UFO experimental station) UFO à Ultra-Fast X-ray Imaging of Scientific Processes with On-line Assessment and Data-driven Process Control High spatial resolution (<1 µm) included 2D and 3D visualizations + Time resolution (2D: 10kHz, 3D: 10Hz) to give insight in the temporal structure evolution and thus access to dynamics of processes Main application fields: medical diagnostics, biology, non-destructive testing, materials research and etc. Requirements: High granularity and low noise monolithic silicon pixel detector, few µm pixel pitch, several MPixel matrix operating at several kframes/sec High readout bandwidth up to 50Gb/s with GPU (3D-tomography reconstruction) 2

3 KIT-IPE Readout concept of high data throughput for scientific applications Concept: Data source Up to 10GB/s X-ray detector CMOS image sensor Fast ADC. Input stage Input Connection stage DAQ Boards FPG FPG FPGA A A Memory Memory Connection High speed Memory High speed Small PCIe backplane Feedback loops Real time data elaboration Data reduction High-throughput data flow Up to 4 GB/s Driver Driver GPU/CPU GPU/CPU algorithms algorithms Fast Fast Data Data storage storage Under developing by Data processing group in KIT-IPE GPUs/CPUs infrastructure Up to 0.25 GB/s Data storage LSDF 3

4 KIT-IPE Readout concept of high data throughput for scientific applications Concept: Data source Up to 10GB/s X-ray detector CMOS image sensor Fast ADC. Implementation: Daughter sensor board Input stage Input Connection stage DAQ Boards FPG FPG FPGA A A Memory Memory Connection High speed Memory High speed Small PCIe backplane Feedback loops Real time data elaboration Data reduction High-throughput data flow Up to 4 GB/s Driver Driver GPU/CPU GPU/CPU algorithms algorithms Fast Fast Data Data storage storage Under developing by Data processing group in KIT-IPE GPUs/CPUs infrastructure Up to 0.25 GB/s Data storage LSDF FPGA Virtex 6 PCIe link to DAQ UFO Camera Mother readout board This talk is focus on FPGA & Readout Board Small backplane 4

5 Flexible high-throughput FPGA platform PC DAQ FPGA internal architecture CPU Chipset root port memory memory memory 4 4 OpDcal/Electrical X4 5Gb/s User bank register FSM Master control FIFO SerDes input stage (KIT_ipcore) Detector Control X 500Mbit/s... Data Source (Detector) Remote Detector Control 5

6 Flexible high-throughput FPGA platform PC DAQ FPGA internal architecture CPU Chipset root port memory memory memory 4 4 OpDcal/Electrical X4 5Gb/s User bank register FSM Master control On- line parallel data processing DDR interface (KIT_ipcore) FIFO SerDes input stage (KIT_ipcore) Detector Control X 500Mbit/s... Data Source (Detector) DDR3 memory 64bit) Remote Detector Control 6

7 Flexible high-throughput FPGA platform PC DAQ FPGA internal architecture CPU Chipset root port memory memory memory 4 4 OpDcal/Electrical X4 5Gb/s PCI Express + DMA (KIT_ipcore) FIFO FIFO User bank register FSM Master control On- line parallel data processing DDR interface (KIT_ipcore) FIFO SerDes input stage (KIT_ipcore) Detector Control X 500Mbit/s... Data Source (Detector) DDR3 memory 64bit) Remote Detector Control ü Three logic cores have been developed for a flexible high-throughput platform Virtex6 - floorplan DDR3 interface ü PCIe-Bus Master DMA readout architecture ü Multi-port high speed DDR3 interface PCIe ü Configurable bits SerDes (Serializers /Deserializers) architecture ü PCI Express/DMA Linux bits driver with ring buffer data management ü Integration in the parallel GPU/CPU computing framework SerDes & input stage DMA 7

8 PCIe-Bus Master DMA readout architecture GPU/CPU ApplicaDons Data decoding and consistency check DMA driver Software layers 4 Optical/Electrical X4 5Gb/s Xilinx / North-West IP-core 4 GTX Transceivers 5Gb/s Xilinx Integrated block for PCI Express GEN 2 Custom PCIe DMA Interface FPGA core DMA Engines NW User bank register I/O interface logic FIFO RD - Control packet FSMs I/O interface logic FIFO WR - Control packet FSMs FPGA temp. & voltage control Data out [0..63] Data valid Busy_logic Clock_out Data in [0..63] WR_EN Back-pressure Clock_in IN port OUT port User applications ü Bus Master DMA operating with 4lanes Gen2 (250MHz) ü Two individual engines for write/read from FPGA (User logic) to PC centre memory ü IN and OUT FIFO-like interface (for User logic) ü FIFO used to decouple the time domain between DMA and User custom logic 8

9 Preliminary, PCIe-Bus Master DMA new architecture Disadvantage of IP-cores from external vendors, are: 1) expensive (35k for North-West DMA and 10-60k for EZDMA/QuickPCIe-IP by PLDA) 2) for unique FPGA family (Virtex 6, speed grade -2) 9

10 Preliminary, PCIe-Bus Master DMA new architecture Disadvantage of IP-cores from external vendors, are: 1) expensive (35k for North-West DMA and 10-60k for EZDMA/QuickPCIe-IP by PLDA) 2) for unique FPGA family (Virtex 6, speed grade -2) New, KIT-IPE Bus Master DMA engines operating with x8 lanes PCI GEN 2 IN/OUT data at MHz à internal bandwidth of 32 Gb/s in Read/Write Virtex6 - floorplan Comparison (NW- DMA vs. KIT- DMA) FPGA resource estimation < 4% Data Transfer (Mbit/s) PC Mem - - > FPGA (NW) FPGA - - > PC Mem (NW) PC Mem - - > FPGA (Michele) FPGA - - > PC Mem (Michele) 5000 Data valid for X58 PCIe chipset Packet size in Byte FPGA ring buffer management à on-going Software driver à under optimization (~ 32Gb/s) PCIexpress GEN2 RX engine TX engine 10

11 Two-ports DDR3 memory interface architecture Why a two-ports DDR3 memory controller..? The Xilinx Multi-port Memory Controller (IP-Core) is limited in the maximum data throughput (less than 2GB/s for each port) & complex user interface. Ref. LogiCORE IP Multi-Port Memory Controller (MPMC) (v6.03.a), DS643 March 1,

12 Two-ports DDR3 memory interface architecture Why a two-ports DDR3 memory controller..? The Xilinx Multi-port Memory Controller (IP-Core) is limited in the maximum data throughput (less than 2GB/s for each port) & complex user interface. Ref. LogiCORE IP Multi-Port Memory Controller (MPMC) (v6.03.a), DS643 March 1, 2011 Data_in [0..N] WR_EN Clock_in Start address Port 1 Start address Port 2 Read/Write DDR Busy Data_out [0..M] Data_valid Clock_out User Control Interface WR FIFO Arbiter FSM RD FIFO MHz WR DDR FSM RD DDR FSM MHz PHY- DDR Xilinx IPCore 64 bit) DDR3 Memory Data frame segment On-line data process segment ü Bandwidth 51Gb/s, limited by FPGA speed grade ( Virtex 6, speed grade -1) ü Two operations are possible in same/different segmentation/s (each operation ~ 25Gb/s) ü Data interface FIFO-like, minimum control signals are required ü FIFO used to decouple the time domain between Memory Controller and custom User logic ü Configurable user define data width N and M à 32/64/128/512 bits 12

13 A configurable SerDes input stage architecture Why not a Xilinx ISERDERSE stage..? Limited parallel data width (output) not more than 10bits (for two ISEDERSE in cascade configuration) and not dynamically configurable. The FSM Alignment in not included in the Xilinx tools. Ref. Virtex-6 FPGA Select IO resources user guide. ug361 (v1.3) august 16,

14 A configurable SerDes input stage architecture Why not a Xilinx ISERDERSE stage..? Limited parallel data width (output) not more than 10bits (for two ISEDERSE in cascade configuration) and not dynamically configurable. The FSM Alignment in not included in the Xilinx tools. Ref. Virtex-6 FPGA Select IO resources user guide. ug361 (v1.3) august 16, Configurable 2 to 16bit parallel data output SerDes logic with MSB Alignment State Machine From CMOS sensor or FADC, etc IBUF 1 Serial data + IODELAY - IDDR Clock IBUF + - I/O clock Buffer Regional clock buffer Clock division Clock to Data Time tuning Bit-slip Alignment FSM Training pattern Custom SerDes logic ü Individual clock-to-data time tuning by IODELAY (time step of 75psec) ü I/O clock buffer located in the centre of the FPGA bank Parallel data width FPGA user defined Data lock Parallel data output Data CLOCK Data (PAD) Clock (PAD) Regional Clock Clock Buffer I/O IDDR Serial/parallel and FSM Alignment ü Regional buffer synchronous to parallel data out ü SerDes input stage fully configurable by User 14

15 Future developments for high speed readout systems Requirements: q Real-time FPGA + GPU data elaboration à high data throughput (range of 64Gb/s) q Data source and FPGA readout board located far from DAQ system q Using commercial/well-known protocol for ease interface with commercial devices/boards Two differents approaches are possible: Ø Peer to peer (P2P) streaming data transfer (based on new generation of PCI express protocol) Ø Point to node (net) for distributed GPU/CPU High Performance Computing (HPC) clusters 15

16 IPE - PCI Express Readout card - Overview ü PCIe GEN3 optical/electrical data transmission (8 lanes x 8GT/s) Readout Board - Concept DDR3 Memory FPGA -Virtex 6 EndPoint PCIe Integrated block x8 lanes GEN2 Multi-port PCIe switching X8 lanes GEN3 PCIe User logic Electrical cable (up to 5m) PCIe No DMA is needed To PC host board Data Source Optical cable (up to 30m) ü 64 Gb/s (W) + 64Gb/s (R) à full-duplex mode ü FPGA Real Time process à close to data source Size à 18.6 mm x 22 mm, heightà 14.5 mm MiniPOD X12 lanes optics cable for PCIe GEN3 (8 GT/s per lane) 16

17 IPE - PCI Express Host card- Overview ü PCIe host board with high speed data recording PCIe host card NAND flash SSD Up to 64 Gbit/s FPGA SRAM DMA integrated ü Fully configurable data flow X16 lanes PCIe slot To PC memory system for GPU data elaborations 17

18 High bandwidth readout system based by InfiniBand Data Source Input stage FPGA QSFP+ Optical or electrical data link up to 100m Memory µ /ATCA 40Gb/s à InfiniBand, in house 120Gb/s à InfiniBand available soon 384Gb/s à in the next two years 8-port switch capable of up to 640Gb/s InfiniBand GPU cluster under developing in KIT-IPE by Data processing group IPE-KIT QDR 40Gbps InfiniBand protocol Infiniband Router InfiniBand DAQ cluster Heterogeneous FPGA + CPU + GPU Ultra-low latency for high cluster performance 18

19 InfiniBand readout Board - Overview InfiniBand Readout board DDR3 InfiniHost III Ex InfiniBand silicon device MicroBlaze JTAG for programming and BSDL (VHDL) test JTAG CPLD & Flash User logic Xilinx -Virtex 6 PCIe InfiniBand Mellanox SDRAM QSFP + QSFP + InfiniBand switch High Speed connectors (HPC Samtec or similar) From data Source IP based application layer à possible (i.e. TCP, UDP, SSH, FTP.. ) The InfiniHost provide the PHY, Link and Transaction layers for InfiniBand Remote DMA for fast data transfer à intranet communication 19

20 Conclusion and What s next v Logic cores for high data throughput platform à employed in several scientific applications: v TeraHz detector + readout system for CSR (M.Caselle, V. Judin, A.S. Müller, M. Siegel, N. Smale, P. Thoma, M. Weber, S. Wünsch). KIT departments IPE-IMS and ANKA v A X-ray camera for phase contrast tomography (M. Caselle, A. Kopmann, Felix Beckmann (HZG), Joerg Burmester(HZG) KIT and HZG v A X-ray camera for high spatial resolution tomography (M. Caselle, M. Balzer, A. Kopmann, V. E. Asadchikova) Shubnikov Institute of Crystallography, Russian Academy of Sciences, Moscow, Russia v A readout electronics for Ultrafast electron beam X-ray tomography system "ROFEX in HZDR (proposal under discussion) v New KIT-DMA (32Gb/s) engines à developed and tested v Driver à under optimization What s next v Design & production of readout board based by: v PCIe GEN3 optical communication v InfiniBand protocol v Integration in the GPU/CPU compute infrastructure 20

21 Bandwidth: 8 Gb/s. Future upgrade: 50Gb/s UFO-Camera Frame rate from 500 to 2Kfps Train 2 Train 1 Bandwidth: 6Gb/s: Future upgrade to 24Gb/s Pulse shape (width 200ps) ANKA 184 bunches revolution time 368ns 32 samples inside.. bunch 92 picosec Train 3 Sample time resolution < than 3psec 2 nsec 21 Recording & analysis of time evolution of each bunch in a multi-bunches accelerator filling-scheme

22 Backup slides.. 22

23 InfiniBand: Link layer Flow Control Credit-based link-level flow control Link Flow control assures NO packet loss within fabric even in the presence of congestion Link Receivers grant packet receive buffer space credits per Virtual Lane Flow control credits are issued in 64 byte units 23

24 InfiniBand: application layers and latency UDP or TCP, FTP, ssh Designing with InfiniBand Ref: Introduction to InfiniBand for End Users, InfiniBand Trade Association Administration 3855 SW 153rd Drive Beaverton, OR Number of node 24

25 UFO architecture - overview Smart highspeed camera X-ray beam line sample Scintillator & optic lens Sample set-up Sample and detector manipulator Sample Environment Detector Memory FPGA On-line Processing Fast Data Link Optical link GPU server online monitoring and evaluation Raw Data Processing Data Evaluation Post Processing Visualization Data management and distribution Storage Processing Management Beamline Fast-reject Trigger Fast HW loop Large scale data facility (LSDF) SW control loops Experimental station 2D and 3D imagebased control loop ü High speed & bandwidth, full programmable camera (continuous data acquisition at full speed) ü Optimized image processing algorithm using GPU computing ü Fast HW loop: On-line image-based self-event trigger architecture (Fast reject) ü SW control loops: based on 2D and 3D data evaluation: 2D data à camera calibration, autofocus, self-alignment & etc.. 3D data reconstructed à like optical flow, etc

26 UFO Camera - overview Mother Readout board (ml605) EndPoint PCIe link (to UFO infrastructure) Daughter board with CMOSIS sensor Peltier cell (camera cooling) Heat sink + fan Peltier cell control board cture) Large DDR3 local memory Xilinx FPGA (for fast readout & on-line data process) The main features already implemented and tested, include: ü Fully configurable camera à adjustable image exposure time and dynamic range, analog and digital pixel features as pixel threshold, mask, analog gain, etc. ü Continuous data acquisition at full speed ü On-line image-based self-event trigger architecture (Fast reject) ü Region-of-interest readout strategy using self-event trigger information ü Easily extendable to any available CMOS image sensor

27 Readout electronics for Coherent Synchrotron Radiation Measure of the peak amplitude of each bunch (resolution few mv) Measure of the pulse width of each bunch (resolution few psec) Measure of the relative time jitter between electron bunches (res. few psec) Strategy: Digitalize each pulse with 4 samples + pulse reconstruction & Constant Fraction Discriminator (CFD) for precise pulse timestamp. Analog signal (single bunch) (output of amplifier) mv FWHM = 42 ps Train 1 Train 2 bunch 92 picosec Pulse shape (width 200ps) ANKA 184 bunches revolution time 368ns 32 samples inside.. Train 3 Sample time resolution 2 nsec < than 3psec ANKA CSR (long observation time with YBCO) Recording & analysis of time evolution of each bunch in a multi-bunches accelerator filling-scheme 27

Ultra-Ultra-Fast Data Acquisition System for Coherent Synchrotron Radiation Based on Superconducting Terahertz Detectors

Ultra-Ultra-Fast Data Acquisition System for Coherent Synchrotron Radiation Based on Superconducting Terahertz Detectors Ultra-Ultra-Fast Data Acquisition System for Coherent Synchrotron Radiation Based on Superconducting Terahertz Detectors 4 th International Particle Accelerator Conference, 12-17 May 2013. Shanghai M.

More information

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a

More information

Open Flow Controller and Switch Datasheet

Open Flow Controller and Switch Datasheet Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development

More information

AGIPD Interface Electronic Prototyping

AGIPD Interface Electronic Prototyping AGIPD Interface Electronic Prototyping P.Goettlicher I. Sheviakov M. Zimmer - Hardware Setup, Measurements - ADC (AD9252 14bit x 8ch x 50msps ) readout - Custom 10G Ethernet performance - Conclusions Test

More information

PCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters. from One Stop Systems (OSS)

PCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters. from One Stop Systems (OSS) PCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters from One Stop Systems (OSS) PCIe Over Cable PCIe provides greater performance 8 7 6 5 GBytes/s 4

More information

PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys

PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys PCI Express: The Evolution to 8.0 GT/s Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys PCIe Enterprise Computing Market Transition From Gen2 to Gen3 Total PCIe instances. 2009

More information

LLRF. Digital RF Stabilization System

LLRF. Digital RF Stabilization System LLRF Digital RF Stabilization System Many instruments. Many people. Working together. Stability means knowing your machine has innovative solutions. For users, stability means a machine achieving its full

More information

ATLAS Tile Calorimeter Readout Electronics Upgrade Program for the High Luminosity LHC

ATLAS Tile Calorimeter Readout Electronics Upgrade Program for the High Luminosity LHC ATLAS Tile Calorimeter Readout Electronics Upgrade Program for the High Luminosity LHC Augusto Santiago Cerqueira On behalf of the ATLAS Tile Calorimeter Group Federal University of Juiz de Fora, Brazil

More information

Nutaq. PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET. nutaq.com MONTREAL QUEBEC

Nutaq. PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET. nutaq.com MONTREAL QUEBEC Nutaq PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com Nutaq PicoDigitizer 125-Series The PicoDigitizer 125-Series

More information

PLAS: Analog memory ASIC Conceptual design & development status

PLAS: Analog memory ASIC Conceptual design & development status PLAS: Analog memory ASIC Conceptual design & development status Ramón J. Aliaga Instituto de Física Corpuscular (IFIC) Consejo Superior de Investigaciones Científicas (CSIC) Universidad de Valencia Vicente

More information

VPX Implementation Serves Shipboard Search and Track Needs

VPX Implementation Serves Shipboard Search and Track Needs VPX Implementation Serves Shipboard Search and Track Needs By: Thierry Wastiaux, Senior Vice President Interface Concept Defending against anti-ship missiles is a problem for which high-performance computing

More information

USB readout board for PEBS Performance test

USB readout board for PEBS Performance test June 11, 2009 Version 1.0 USB readout board for PEBS Performance test Guido Haefeli 1 Li Liang 2 Abstract In the context of the PEBS [1] experiment a readout board was developed in order to facilitate

More information

Silicon Lab Bonn. Physikalisches Institut Universität Bonn. DEPFET Test System Test Beam @ DESY

Silicon Lab Bonn. Physikalisches Institut Universität Bonn. DEPFET Test System Test Beam @ DESY Silicon Lab Bonn Physikalisches Institut Universität Bonn DEPFET Test System Test Beam @ DESY H. Krüger, EUDET Brainstorming, 3/4.11.2005 1 SI LAB DEPFET Prototype System DEPFET sensors 64 x 128 pixels,

More information

Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002

Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002 Using FPGAs to Design Gigabit Serial Backplanes April 17, 2002 Outline System Design Trends Serial Backplanes Architectures Building Serial Backplanes with FPGAs A1-2 Key System Design Trends Need for.

More information

Munich AO RTC Workshop

Munich AO RTC Workshop Munich AO RTC Workshop ATCA Based AO RTC Zoran Ljusic December 2012 National Research Council Canada Conseil national de recherches Canada Outline NFIRAOS system ATCA System outline Kermode FPGA board

More information

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies

More information

High-Density Network Flow Monitoring

High-Density Network Flow Monitoring Petr Velan petr.velan@cesnet.cz High-Density Network Flow Monitoring IM2015 12 May 2015, Ottawa Motivation What is high-density flow monitoring? Monitor high traffic in as little rack units as possible

More information

Getting the most TCP/IP from your Embedded Processor

Getting the most TCP/IP from your Embedded Processor Getting the most TCP/IP from your Embedded Processor Overview Introduction to TCP/IP Protocol Suite Embedded TCP/IP Applications TCP Termination Challenges TCP Acceleration Techniques 2 Getting the most

More information

PCI Express* Ethernet Networking

PCI Express* Ethernet Networking White Paper Intel PRO Network Adapters Network Performance Network Connectivity Express* Ethernet Networking Express*, a new third-generation input/output (I/O) standard, allows enhanced Ethernet network

More information

Development of the electromagnetic calorimeter waveform digitizers for the Fermilab Muon g-2 experiment

Development of the electromagnetic calorimeter waveform digitizers for the Fermilab Muon g-2 experiment Development of the electromagnetic calorimeter waveform digitizers for the Fermilab g-2 experiment 1 on behalf of the Fermilab E989 g-2 Collaboration European Physical Society Conference on High Energy

More information

High speed pattern streaming system based on AXIe s PCIe connectivity and synchronization mechanism

High speed pattern streaming system based on AXIe s PCIe connectivity and synchronization mechanism High speed pattern streaming system based on AXIe s connectivity and synchronization mechanism By Hank Lin, Product Manager of ADLINK Technology, Inc. E-Beam (Electron Beam) lithography is a next-generation

More information

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and

More information

Welcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module.

Welcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module. Welcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module. 1 Pericom has been a leader in providing Signal Integrity Solutions since 2005, with over 60 million units shipped Platforms

More information

HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring

HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring CESNET Technical Report 2/2014 HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring VIKTOR PUš, LUKÁš KEKELY, MARTIN ŠPINLER, VÁCLAV HUMMEL, JAN PALIČKA Received 3. 10. 2014 Abstract

More information

CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development

CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development FERMILAB-PUB-08-527-CD CAPTAN: A Hardware Architecture for Integrated Data Acquisition, Control, and Analysis for Detector Development Marcos Turqueti, Ryan A. Rivera, Alan Prosser, Jeffry Andresen and

More information

Globus Striped GridFTP Framework and Server. Raj Kettimuthu, ANL and U. Chicago

Globus Striped GridFTP Framework and Server. Raj Kettimuthu, ANL and U. Chicago Globus Striped GridFTP Framework and Server Raj Kettimuthu, ANL and U. Chicago Outline Introduction Features Motivation Architecture Globus XIO Experimental Results 3 August 2005 The Ohio State University

More information

EDUCATION. PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation

EDUCATION. PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies

More information

How Router Technology Shapes Inter-Cloud Computing Service Architecture for The Future Internet

How Router Technology Shapes Inter-Cloud Computing Service Architecture for The Future Internet How Router Technology Shapes Inter-Cloud Computing Service Architecture for The Future Internet Professor Jiann-Liang Chen Friday, September 23, 2011 Wireless Networks and Evolutional Communications Laboratory

More information

Data Center and Cloud Computing Market Landscape and Challenges

Data Center and Cloud Computing Market Landscape and Challenges Data Center and Cloud Computing Market Landscape and Challenges Manoj Roge, Director Wired & Data Center Solutions Xilinx Inc. #OpenPOWERSummit 1 Outline Data Center Trends Technology Challenges Solution

More information

Silicon Seminar. Optolinks and Off Detector Electronics in ATLAS Pixel Detector

Silicon Seminar. Optolinks and Off Detector Electronics in ATLAS Pixel Detector Silicon Seminar Optolinks and Off Detector Electronics in ATLAS Pixel Detector Overview Requirements The architecture of the optical links for the ATLAS pixel detector ROD BOC Optoboard Requirements of

More information

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)

More information

XMC Modules. XMC-6260-CC 10-Gigabit Ethernet Interface Module with Dual XAUI Ports. Description. Key Features & Benefits

XMC Modules. XMC-6260-CC 10-Gigabit Ethernet Interface Module with Dual XAUI Ports. Description. Key Features & Benefits XMC-6260-CC 10-Gigabit Interface Module with Dual XAUI Ports XMC module with TCP/IP offload engine ASIC Dual XAUI 10GBASE-KX4 ports PCIe x8 Gen2 Description Acromag s XMC-6260-CC provides a 10-gigabit

More information

D1.2 Network Load Balancing

D1.2 Network Load Balancing D1. Network Load Balancing Ronald van der Pol, Freek Dijkstra, Igor Idziejczak, and Mark Meijerink SARA Computing and Networking Services, Science Park 11, 9 XG Amsterdam, The Netherlands June ronald.vanderpol@sara.nl,freek.dijkstra@sara.nl,

More information

10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface

10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface 1 Introduction Ethernet is available in different speeds (10/100/1000 and 10000Mbps) and provides connectivity to meet a wide range of needs from desktop to switches. MorethanIP IP solutions provide a

More information

PCI Express and Storage. Ron Emerick, Sun Microsystems

PCI Express and Storage. Ron Emerick, Sun Microsystems Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individuals may use this material in presentations and literature

More information

Supercomputing Clusters with RapidIO Interconnect Fabric

Supercomputing Clusters with RapidIO Interconnect Fabric Supercomputing Clusters with RapidIO Interconnect Fabric Devashish Paul, Director Strategic Marketing, Systems Solutions devashish.paul@idt.com Ethernet Summit 2015 April 14-16, 2015 Santa Clara, CA Integrated

More information

Computer Organization & Architecture Lecture #19

Computer Organization & Architecture Lecture #19 Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of

More information

SPADIC: CBM TRD Readout ASIC

SPADIC: CBM TRD Readout ASIC SPADIC: CBM TRD Readout ASIC Tim Armbruster tim.armbruster@ziti.uni-heidelberg.de HIC for FAIR, Darmstadt Schaltungstechnik Schaltungstechnik und und February 2011 Visit http://spadic.uni-hd.de 1. Introduction

More information

Status of CBM-XYTER Development

Status of CBM-XYTER Development Status of CBM-XYTER Development Latest Results of the CSA/ADC Test-Chip Tim Armbruster tim.armbruster@ziti.uni-heidelberg.de Heidelberg University Schaltungstechnik Schaltungstechnik und und 14th CBM CM

More information

Storage Architectures. Ron Emerick, Oracle Corporation

Storage Architectures. Ron Emerick, Oracle Corporation PCI Express PRESENTATION and Its TITLE Interfaces GOES HERE to Flash Storage Architectures Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the

More information

EtherCAT Cutting Costs with High-speed Ethernet

EtherCAT Cutting Costs with High-speed Ethernet EtherCAT Cutting Costs with High-speed Ethernet The real-time Ethernet fieldbus for automati 2 Real-time Ethernet down to the I/O level Low system costs Flexible topology Maximum performance Easy configuration

More information

Network Performance Optimisation and Load Balancing. Wulf Thannhaeuser

Network Performance Optimisation and Load Balancing. Wulf Thannhaeuser Network Performance Optimisation and Load Balancing Wulf Thannhaeuser 1 Network Performance Optimisation 2 Network Optimisation: Where? Fixed latency 4.0 µs Variable latency

More information

Sockets vs. RDMA Interface over 10-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck

Sockets vs. RDMA Interface over 10-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck Sockets vs. RDMA Interface over 1-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck Pavan Balaji Hemal V. Shah D. K. Panda Network Based Computing Lab Computer Science and Engineering

More information

The Bus (PCI and PCI-Express)

The Bus (PCI and PCI-Express) 4 Jan, 2008 The Bus (PCI and PCI-Express) The CPU, memory, disks, and all the other devices in a computer have to be able to communicate and exchange data. The technology that connects them is called the

More information

PCI Express IO Virtualization Overview

PCI Express IO Virtualization Overview Ron Emerick, Oracle Corporation Author: Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA unless otherwise noted. Member companies and

More information

Introduction to Infiniband. Hussein N. Harake, Performance U! Winter School

Introduction to Infiniband. Hussein N. Harake, Performance U! Winter School Introduction to Infiniband Hussein N. Harake, Performance U! Winter School Agenda Definition of Infiniband Features Hardware Facts Layers OFED Stack OpenSM Tools and Utilities Topologies Infiniband Roadmap

More information

8 Gbps CMOS interface for parallel fiber-optic interconnects

8 Gbps CMOS interface for parallel fiber-optic interconnects 8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California

More information

Zynq SATA Storage Extension (Zynq SSE) - NAS. Technical Brief 20140501 from Missing Link Electronics:

Zynq SATA Storage Extension (Zynq SSE) - NAS. Technical Brief 20140501 from Missing Link Electronics: Technical Brief 20140501 from Missing Link Electronics: Zynq SSE for Network-Attached Storage for the Avnet Mini-ITX For the evaluation of Zynq SSE MLE supports two separate hardware platforms: The Avnet

More information

White Paper Streaming Multichannel Uncompressed Video in the Broadcast Environment

White Paper Streaming Multichannel Uncompressed Video in the Broadcast Environment White Paper Multichannel Uncompressed in the Broadcast Environment Designing video equipment for streaming multiple uncompressed video signals is a new challenge, especially with the demand for high-definition

More information

Low-latency data acquisition to GPUs using FPGA-based 3rd party devices. Denis Perret, LESIA / Observatoire de Paris

Low-latency data acquisition to GPUs using FPGA-based 3rd party devices. Denis Perret, LESIA / Observatoire de Paris Low-latency data acquisition to s using FPGA-based 3rd party devices Denis Perret, LESIA / Observatoire de Paris RTC_4_AO workshop PARIS 2016 RTC for ELT AO Deformable Mirror Sensors 40Ge Network high

More information

Why 25GE is the Best Choice for Data Centers

Why 25GE is the Best Choice for Data Centers Why 25GE is the Best Choice for Data Centers Gilles Garcia Xilinx Director Wired Communication Business Santa Clara, CA USA April 2015 1 Outline - update Data center drivers Why 25GE The need for 25GE

More information

Networking Virtualization Using FPGAs

Networking Virtualization Using FPGAs Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,

More information

CMS Level 1 Track Trigger

CMS Level 1 Track Trigger Institut für Technik der Informationsverarbeitung CMS Level 1 Track Trigger An FPGA Approach Management Prof. Dr.-Ing. Dr. h.c. J. Becker Prof. Dr.-Ing. Eric Sax Prof. Dr. rer. nat. W. Stork KIT University

More information

AXI Performance Monitor v5.0

AXI Performance Monitor v5.0 AXI Performance Monitor v5.0 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Advanced Mode...................................................................

More information

Basler. Line Scan Cameras

Basler. Line Scan Cameras Basler Line Scan Cameras High-quality line scan technology meets a cost-effective GigE interface Real color support in a compact housing size Shading correction compensates for difficult lighting conditions

More information

10 Gigabit Ethernet MAC Core for Altera CPLDs. 1 Introduction. Product Brief Version 1.4 - February 2002

10 Gigabit Ethernet MAC Core for Altera CPLDs. 1 Introduction. Product Brief Version 1.4 - February 2002 1 Introduction Initially, network managers use 10 Gigabit Ethernet to provide high-speed, local backbone interconnection between large-capacity switches. 10 Gigabit Ethernet enables Internet Service Providers

More information

The Dusk of FireWire - The Dawn of USB 3.0

The Dusk of FireWire - The Dawn of USB 3.0 WWW.LUMENERA.COM The Dusk of FireWire - The Dawn of USB 3.0 Advancements and Critical Aspects of Camera Interfaces for Next Generation Vision Systems WHAT S INSIDE Executive Summary Criteria for Selecting

More information

Next Generation Operating Systems

Next Generation Operating Systems Next Generation Operating Systems Zeljko Susnjar, Cisco CTG June 2015 The end of CPU scaling Future computing challenges Power efficiency Performance == parallelism Cisco Confidential 2 Paradox of the

More information

Managing High-Speed Clocks

Managing High-Speed Clocks Managing High-Speed s & Greg Steinke Director, Component Applications Managing High-Speed s Higher System Performance Requires Innovative ing Schemes What Are The Possibilities? High-Speed ing Schemes

More information

PCI Express Impact on Storage Architectures. Ron Emerick, Sun Microsystems

PCI Express Impact on Storage Architectures. Ron Emerick, Sun Microsystems PCI Express Impact on Storage Architectures Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individual members may

More information

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW

More information

10/100 Mbps Ethernet MAC

10/100 Mbps Ethernet MAC XSV Board 1.0 HDL Interfaces and Example Designs 10/100 Mbps Ethernet MAC VLSI Research Group Electrical Engineering Bandung Institute of Technology, Bandung, Indonesia Last Modified: 20 September 2001

More information

Flexible I/O Using FMC Standard FPGA and CPU Track B&C HWCONF 2013

Flexible I/O Using FMC Standard FPGA and CPU Track B&C HWCONF 2013 Flexible I/O Using FMC Standard FPGA and CPU Track B&C HWCONF 2013 THALES NEDERLAND B.V. AND/OR ITS SUPPLIERS THIS INFORMATION CARRIER CONTAINS PROPRIETARY INFORMATION WHICH SHALL NOT BE USED, REPRODUCED

More information

LogiCORE IP AXI Performance Monitor v2.00.a

LogiCORE IP AXI Performance Monitor v2.00.a LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................

More information

The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements.

The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements. HARDWARE DESCRIPTION The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements. BASE MODULE GO LINE Digital I/O 8 Analog Out AUX 1

More information

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies

More information

760 Veterans Circle, Warminster, PA 18974 215-956-1200. Technical Proposal. Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA 18974.

760 Veterans Circle, Warminster, PA 18974 215-956-1200. Technical Proposal. Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA 18974. 760 Veterans Circle, Warminster, PA 18974 215-956-1200 Technical Proposal Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA 18974 for Conduction Cooled NAS Revision 4/3/07 CC/RAIDStor: Conduction

More information

COMPUTER HARDWARE. Input- Output and Communication Memory Systems

COMPUTER HARDWARE. Input- Output and Communication Memory Systems COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)

More information

Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer

Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer Hermann Ruckerbauer EKH - EyeKnowHow 94469 Deggendorf, Germany Hermann.Ruckerbauer@EyeKnowHow.de Agenda 1) PCI-Express Clocking

More information

Question: 3 When using Application Intelligence, Server Time may be defined as.

Question: 3 When using Application Intelligence, Server Time may be defined as. 1 Network General - 1T6-521 Application Performance Analysis and Troubleshooting Question: 1 One component in an application turn is. A. Server response time B. Network process time C. Application response

More information

High-Speed SERDES Interfaces In High Value FPGAs

High-Speed SERDES Interfaces In High Value FPGAs High-Speed SERDES Interfaces In High Value FPGAs February 2009 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 High-Speed SERDES

More information

Development. Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia. AGIPD Meeting 01-02 April, 2014

Development. Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia. AGIPD Meeting 01-02 April, 2014 Textmasterformat AGIPD Firmware/Software bearbeiten Igor Sheviakov Manfred Zimmer Peter Göttlicher Qingqing Xia AGIPD Meeting 01-02 April, 2014 Outline Textmasterformat bearbeiten Reminder: hardware set-up

More information

PCI Express 2.0 SATA III RAID Controller Card with Internal Mini-SAS SFF-8087 Connector

PCI Express 2.0 SATA III RAID Controller Card with Internal Mini-SAS SFF-8087 Connector PCI Express 2.0 SATA III RAID Controller Card with Internal Mini-SAS SFF-8087 Connector StarTech ID: PEXSAT34SFF The PEXSAT34SFF PCI Express SATA Controller Card enables 4 AHCI SATA III connections to

More information

10/100/1000 Ethernet MAC with Protocol Acceleration MAC-NET Core

10/100/1000 Ethernet MAC with Protocol Acceleration MAC-NET Core 1 Introduction The implements, in conjunction with a triple speed 10/100/1000 MAC, Layer 3 network acceleration functions, which are designed to accelerate the processing of various common networking protocols

More information

enabling Ultra-High Bandwidth Scalable SSDs with HLnand

enabling Ultra-High Bandwidth Scalable SSDs with HLnand www.hlnand.com enabling Ultra-High Bandwidth Scalable SSDs with HLnand May 2013 2 Enabling Ultra-High Bandwidth Scalable SSDs with HLNAND INTRODUCTION Solid State Drives (SSDs) are available in a wide

More information

FPGA Acceleration using OpenCL & PCIe Accelerators MEW 25

FPGA Acceleration using OpenCL & PCIe Accelerators MEW 25 FPGA Acceleration using OpenCL & PCIe Accelerators MEW 25 December 2014 FPGAs in the news» Catapult» Accelerate BING» 2x search acceleration:» ½ the number of servers»

More information

Reconfigurable System-on-Chip Design

Reconfigurable System-on-Chip Design Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002

More information

Xeon+FPGA Platform for the Data Center

Xeon+FPGA Platform for the Data Center Xeon+FPGA Platform for the Data Center ISCA/CARL 2015 PK Gupta, Director of Cloud Platform Technology, DCG/CPG Overview Data Center and Workloads Xeon+FPGA Accelerator Platform Applications and Eco-system

More information

MSITel provides real time telemetry up to 4.8 kbps (2xIridium modem) for balloons/experiments

MSITel provides real time telemetry up to 4.8 kbps (2xIridium modem) for balloons/experiments The MSITel module family allows your ground console to be everywhere while balloon experiments run everywhere MSITel provides real time telemetry up to 4.8 kbps (2xIridium modem) for balloons/experiments

More information

Series: IDAM Servo Drive E Digital Motor Drive - DMD-078.12

Series: IDAM Servo Drive E Digital Motor Drive - DMD-078.12 Series: IDAM Servo Drive E Digital Motor Drive - DMD-078.12 inside Integrated amplifiers for 8 single-phase motors, 4 two-phases motors or 4 three-phases motors or combinations of them in one device Position

More information

A Gigabit Transceiver for Data Transmission in Future HEP Experiments and An overview of optoelectronics in HEP

A Gigabit Transceiver for Data Transmission in Future HEP Experiments and An overview of optoelectronics in HEP A Gigabit Transceiver for Data Transmission in Future HEP Experiments and An overview of optoelectronics in HEP Ken Wyllie, CERN 1 Outline Optoelectronics What? Why? How? Experience in HEP (LHC) & future

More information

ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7

ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 4.7 A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems

More information

PEX 8748, PCI Express Gen 3 Switch, 48 Lanes, 12 Ports

PEX 8748, PCI Express Gen 3 Switch, 48 Lanes, 12 Ports , PCI Express Gen 3 Switch, 48 Lanes, 12 Ports Highlights General Features o 48-lane, 12-port PCIe Gen 3 switch - Integrate d 8.0 GT/s SerDes o 27 x 27mm 2, 676-pin BGA package o Typical Power: 8.0 Watts

More information

Cloud Data Center Acceleration 2015

Cloud Data Center Acceleration 2015 Cloud Data Center Acceleration 2015 Agenda! Computer & Storage Trends! Server and Storage System - Memory and Homogenous Architecture - Direct Attachment! Memory Trends! Acceleration Introduction! FPGA

More information

Wireshark in a Multi-Core Environment Using Hardware Acceleration Presenter: Pete Sanders, Napatech Inc. Sharkfest 2009 Stanford University

Wireshark in a Multi-Core Environment Using Hardware Acceleration Presenter: Pete Sanders, Napatech Inc. Sharkfest 2009 Stanford University Wireshark in a Multi-Core Environment Using Hardware Acceleration Presenter: Pete Sanders, Napatech Inc. Sharkfest 2009 Stanford University Napatech - Sharkfest 2009 1 Presentation Overview About Napatech

More information

VME Data Acquisition System: Fundamentals and Beyond. Abhinav Kumar Bhabha Atomic Research Centre, Mumbai March 2011

VME Data Acquisition System: Fundamentals and Beyond. Abhinav Kumar Bhabha Atomic Research Centre, Mumbai March 2011 VME Data Acquisition System: Fundamentals and Beyond Abhinav Kumar Bhabha Atomic Research Centre, Mumbai March 2011 Presentation Outline Chapter 1 -------------------------------- Introduction to VME Chapter

More information

85MIV2 / 85MIV2-L -- Components Locations

85MIV2 / 85MIV2-L -- Components Locations Chapter Specification 85MIV2 / 85MIV2-L -- Components Locations RJ45 LAN Connector for 85MIV2-L only PS/2 Peripheral Mouse (on top) Power PS/2 K/B(underside) RJ45 (on top) +2V Power USB0 (middle) USB(underside)

More information

High Speed I/O Server Computing with InfiniBand

High Speed I/O Server Computing with InfiniBand High Speed I/O Server Computing with InfiniBand José Luís Gonçalves Dep. Informática, Universidade do Minho 4710-057 Braga, Portugal zeluis@ipb.pt Abstract: High-speed server computing heavily relies on

More information

Summer of LabVIEW The Sunny Side of System Design

Summer of LabVIEW The Sunny Side of System Design Summer of LabVIEW The Sunny Side of System Design 30th June - 18th July 1 Real Time Spectrum Monitoring and Signal Intelligence Abhay Samant Section Manager RF and PXI Aerospace and Defence National Instruments

More information

11. High-Speed Differential Interfaces in Cyclone II Devices

11. High-Speed Differential Interfaces in Cyclone II Devices 11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the

More information

A Storage Architecture for High Speed Signal Processing: Embedding RAID 0 on FPGA

A Storage Architecture for High Speed Signal Processing: Embedding RAID 0 on FPGA Journal of Signal and Information Processing, 12, 3, 382-386 http://dx.doi.org/1.4236/jsip.12.335 Published Online August 12 (http://www.scirp.org/journal/jsip) A Storage Architecture for High Speed Signal

More information

Qsys and IP Core Integration

Qsys and IP Core Integration Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect

More information

Using Stratix II GX in HDTV Video Production Applications

Using Stratix II GX in HDTV Video Production Applications White Paper Introduction The television broadcasting market is rapidly shifting from the established methods of analog video capture and distribution to digital television (DTV), which provides three main

More information

Designing 1000BASE-T1 Into Automotive Architectures

Designing 1000BASE-T1 Into Automotive Architectures Designing 1000BASE-T1 Into Automotive Architectures Alexander E Tan Ethernet PHY and Automotive PLM alextan@marvell.com Ethernet IP & Automotive Tech Day October 23 & 24th, 2014 Agenda What Does 1000BASE-T1

More information

PCIeBPMC (PCI/PCI-X Bus Compatible) Bridge based PCIe and PMC Compatible Adapter Carrier Front View shown with 1 installed fans model # PCIeBPMC-FAN2

PCIeBPMC (PCI/PCI-X Bus Compatible) Bridge based PCIe and PMC Compatible Adapter Carrier Front View shown with 1 installed fans model # PCIeBPMC-FAN2 DE Store Home Company Search Design MadeInUSA White Papers PCIeBPMC PCIe [Express] to PMC Adapter / Carrier Shown with optional "Zero Slot Fans" in both positions. Fans available in either, both, or neither

More information

CMS Tracker module / hybrid tests and DAQ development for the HL-LHC

CMS Tracker module / hybrid tests and DAQ development for the HL-LHC CMS Tracker module / hybrid tests and DAQ development for the HL-LHC S. Mersi, G. Auzinger georg.auzinger@cern.ch 1 Outline Reminder: the Ph2 CMS Tracker upgrade pt Modules: principle, elements, electronics

More information

USB - FPGA MODULE (PRELIMINARY)

USB - FPGA MODULE (PRELIMINARY) DLP-HS-FPGA LEAD-FREE USB - FPGA MODULE (PRELIMINARY) APPLICATIONS: - Rapid Prototyping - Educational Tool - Industrial / Process Control - Data Acquisition / Processing - Embedded Processor FEATURES:

More information

Basler scout AREA SCAN CAMERAS

Basler scout AREA SCAN CAMERAS Basler scout AREA SCAN CAMERAS VGA to 2 megapixels and up to 120 fps Selected high quality CCD and CMOS sensors Gigabit Ethernet and FireWire-b interfaces Perfect fit for a variety of applications - extremely

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

HotChips 2009 Xeon Socket Filler FPGA Accelerators

HotChips 2009 Xeon Socket Filler FPGA Accelerators HotChips 2009 Xeon Socket Filler FPGA Accelerators www.nallatech.com Copyright 2009, Nallatech. Intel Xeon Accelerator Modules Intel Front Side Bus FPGA Accelerators The Industry s only Xilinx Virtex-5

More information