8/16-bit XMEGA D3 Microcontroller
|
|
- Philippa Caren Burns
- 2 years ago
- Views:
Transcription
1 Features High-performance, Low-power 8/16-bit Atmel AVR XMEGA TM Microcontroller Non-volatile Program and Data Memories 64K - 256K Bytes of In-System Self-Programmable Flash 4K - 8K Bytes Boot Code Section with Independent Lock Bits 2K - 4K Bytes EEPROM 4K - 16K Bytes Internal SRAM Peripheral Features Four-channel Event System Five 16-bit Timer/Counters Four Timer/Counters with 4 Output Compare or Input Capture channels One Timer/Counters with 2 Output Compare or Input Capture channels High Resolution Extensions on two Timer/Counters Advanced Waveform Extension on one Timer/Counter Three USARTs IrDA Extension on 1 USART Two Two-Wire Interfaces with dual address match(i 2 C and SMBus compatible) Two SPI (Serial Peripheral Interfaces) 16-bit Real Time Counter with Separate Oscillator One Sixteen-channel, 12-bit, 200ksps Analog to Digital Converter Two Analog Comparators with Window compare function External Interrupts on all General Purpose I/O pins Programmable Watchdog Timer with Separate On-chip Ultra Low Power Oscillator Special Microcontroller Features Power-on Reset and Programmable Brown-out Detection Internal and External Clock Options with PLL Programmable Multi-level Interrupt Controller Sleep Modes: Idle, Power-down, Standby, Power-save, Extended Standby Advanced Programming, Test and Debugging Interface PDI (Program and Debug Interface) for programming, test and debugging I/O and Packages 50 Programmable I/O Lines 64-lead TQFP 64-pad QFN Operating Voltage V Speed performance V V 8/16-bit XMEGA D3 Microcontroller ATxmega256D3 ATxmega192D3 ATxmega128D3 ATxmega64D3 Preliminary Typical Applications Industrial control Climate control Hand-held battery applications Factory automation ZigBee Power tools Building control Motor control HVAC Board control Networking Metering White Goods Optical Medical Applications
2 1. Ordering Information Ordering Code Flash (B) E 2 (B) SRAM (B) Speed (MHz) Power Supply Package (1)(2)(3) Temp ATxmega256D3-AU 256K + 8K 4K 16K V ATxmega192D3-AU 192K + 8K 2K 16K V ATxmega128D3-AU 128K + 8K 2K 8K V 64A ATxmega64D3-AU 64K + 4K 2K 4K V ATxmega256D3-MH 256K + 8K 4K 16K V C ATxmega192D3-MH 192K + 8K 2K 16K V ATxmega128D3-MH 128K + 8K 2K 8K V 64M2 ATxmega64D3-MH 64K + 4K 2K 4K V Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information. 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green. 3. For packaging information, see Packaging information on page 86. Package Type 64A 64M2 64-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) 64-pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm, 7.65 mm Exposed Pad, Quad Flat No-Lead Package (QFN) 2
3 2. Pinout/ Block Diagram Figure 2-1. Block diagram and pinout INDEX CORNER PA2 PA1 PA0 AVCC GND PR1 PR0 RESET/PDI PDI PF7 PF6 VCC GND PF5 PF4 PF PA3 PA4 1 2 Port R PF2 PF1 PA5 3 DATA BU S 46 PF0 PA6 PA7 PB0 PB Port A ADC A AC A0 AC A1 OSC/CLK Control Power Control BOD TEMP VREF RTC FLASH POR OCD VCC GND PE7 PE6 PB2 PB3 PB4 PB5 PB6 PB7 GND VCC PC Port B T/C0:1 USART0 TWI Reset Control Watchdog SPI CPU RAM E 2 PROM Interrupt Controller Event System ctrl DATA BUS EVENT ROUTING NETWORK T/C PE5 PE4 PE3 PE2 PE1 PE0 VCC GND PD7 PC1 PC2 PC3 PC4 PC5 PC6 PC7 GND VCC PD0 PD1 PD2 PD3 PD4 PD5 PD6 USART0 SPI Port C Port D Port E Port F T/C0 TWI USART0 T/C0 Notes: 1. For full details on pinout and alternate pin functions refer to Pinout and Pin Functions on page The large center pad underneath the QFN/MLF package should be soldered to ground on the board to ensure good mechanical stability. 3
4 3. Overview The Atmel AVR XMEGA D3 is a family of low power, high performance and peripheral rich CMOS 8/16-bit microcontrollers based on the AVR enhanced RISC architecture. By execug powerful instructions in a single clock cycle, the XMEGA D3 achieves throughputs approaching 1 Million Instructions Per Second (MIPS) per MHz allowing the system designer to optimize power consumption versus processing speed. The AVR CPU combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction, executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times faster than conventional single-accumulator or CISC based microcontrollers. The XMEGA D3 devices provide the following features: In-System Programmable Flash with Read-While-Write capabilities, Internal EEPROM and SRAM, four-channel Event System, Programmable Multi-level Interrupt Controller, 50 general purpose I/O lines, 16-bit Real Time Counter (RTC), five flexible 16-bit Timer/Counters with compare modes and PWM, three USARTs, two Two-Wire Interface (TWIs), two Serial Peripheral Interfaces (SPIs), one 16-channel 12-bit ADC with optional differential input with programmable gain, two analog comparators with window mode, programmable Watchdog Timer with separate Internal Oscillator, accurate internal oscillators with PLL and prescaler and programmable Brown-Out Detection. The Program and Debug Interface (PDI), a fast 2-pin interface for programming and debugging, is available. The XMEGA D3 devices have five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Event System, Interrupt Controller and all peripherals to continue functioning. The Power-down mode saves the SRAM and register contents but stops the oscillators, disabling all other functions until the next TWI or pin-change interrupt, or Reset. In Power-save mode, the asynchronous Real Time Counter continues to run, allowing the application to maintain a timer base while the rest of the device is sleeping. In Standby mode, the Crystal/Resonator Oscillator is kept running while the rest of the device is sleeping. This allows very fast start-up from external crystal combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run. To further reduce power consumption, the peripheral clock for each individual peripheral can optionally be stopped in Active mode and Idle sleep mode. The device is manufactured using Atmel's high-density nonvolatile memory technology. The program Flash memory can be reprogrammed in-system through the PDI. A Bootloader running in the device can use any interface to download the application program to the Flash memory. The Bootloader software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8/16-bit RISC CPU with In-System Self-Programmable Flash, the Atmel XMEGA D3 is a powerful microcontroller family that provides a highly flexible and cost effective solution for many embedded applications. The XMEGA D3 devices are supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits. 4
5 3.1 Block Diagram Figure 3-1. XMEGA D3 Block Diagram PR[0..1] XTAL1 XTAL2 PORT R (2) Oscillator Circuits/ Clock Generation Real Time Counter Watchdog Oscillator Watchdog Timer DATA BUS PA[0..7] PORT A (8) Event System Controller SRAM Oscillator Control Power Supervision POR/BOD & RESET VCC GND ACA Sleep Controller ADCA AREFA VCC/10 BUS Controller Prog/Debug Controller PDI RESET/ PDI_CLK PDI_DATA Int. Refs. Tempref OCD AREFB CPU Interrupt Controller PB[0..7] PORT B (8) NVM Controller Flash EEPROM USARTF0 TCF0 PORT F (8) PF[0..7] IRCOM DATA BUS EVENT ROUTING NETWORK TCC0:1 USARTC0:1 SPIC TWIC TCD0:1 USARTD0:1 SPID TCE0:1 USARTE0:1 TWIE To Clock Generator PORT C (8) PORT D (8) PORT E (8) TOSC1 PC[0..7] PD[0..7] PE[0..7] TOSC2 5
6 4. Resources 4.1 Recommended reading A comprehensive set of development tools, application notes and datasheets are available for download on 5. Disclaimer Atmel AVR XMEGA TM D Manual XMEGA Application Notes This device data sheet only contains part specific information and a short description of each peripheral and module. The XMEGA D Manual describes the modules and peripherals in depth. The XMEGA application notes contain example code and show applied use of the modules and peripherals. The XMEGA Manual and Application Notes are available from For devices that are not available yet, typical values contained in this datasheet are based on simulations and characterization of other AVR XMEGA microcontrollers manufactured on the same process technology. Min. and Max values will be available after the device is characterized. 6
7 6. AVR CPU 6.1 Features 6.2 Overview 8/16-bit high performance AVR RISC Architecture 138 instructions Hardware multiplier 32x8-bit registers directly connected to the ALU Stack in RAM Stack Pointer accessible in I/O memory space Direct addressing of up to 16M bytes of program and data memory True 16/24-bit access to 16/24-bit I/O registers Support for 8-, 16- and 32-bit Arithmetic Configuration Change Protection of system critical features The Atmel AVR XMEGA TM D3 uses the 8/16-bit AVR CPU. The main function of the AVR CPU is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations and control peripherals. Interrupt handling is described in a separate section. Figure 6-1 on page 7 shows the CPU block diagram. Figure 6-1. CPU block diagram DATA BUS Program Counter OCD Flash Program Memory Instruction Register 32 x 8 General Purpose Registers STATUS/ CONTROL Instruction Decode ALU Multiplier/ DES DATA BUS Peripheral Module 1 Peripheral Module 2 SRAM EEPROM PMIC The AVR uses a Harvard architecture - with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. 7
8 6.3 Register File This concept enables instructions to be executed in every clock cycle. The program memory is In-System Re-programmable Flash memory. 6.4 ALU - Arithmetic Logic Unit 6.5 Program Flow The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File - in one clock cycle. Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing - enabling efficient address calculations. One of these address pointers can also be used as an address pointer for look up tables in Flash program memory. The high performance Arithmetic Logic Unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. After an arithmetic or logic operation, the Status Register is updated to reflect information about the result of the operation. The ALU operations are divided into three main categories arithmetic, logical, and bit-functions. Both 8- and 16-bit arithmetic is supported, and the instruction set allows for easy implementation of 32-bit arithmetic. The ALU also provides a powerful multiplier supporting both signed and unsigned multiplication and fractional format. When the device is powered on, the CPU starts to execute instructions from the lowest address in the Flash Program Memory 0. The Program Counter (PC) addresses the next instruction to be fetched. After a reset, the PC is set to location 0. Program flow is provided by conditional and unconditional jump and call instructions, capable of addressing the whole address space directly. Most AVR instructions use a 16-bit word format, while a limited number uses a 32-bit format. During interrupts and subroutine calls, the return address PC is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. After reset the Stack Pointer (SP) points to the highest address in the internal SRAM. The SP is read/write accessible in the I/O memory space, enabling easy implementation of multiple stacks or stack areas. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR CPU. 8
9 7. Memories 7.1 Features 7.2 Overview Flash Program Memory One linear address space In-System Programmable Self-Programming and Bootloader support Application Section for application code Application Table Section for application code or data storage Boot Section for application code or bootloader code Separate lock bits and protection for all sections Data Memory One linear address space Single cycle access from CPU SRAM EEPROM Byte and page accessible Optional memory mapping for direct load and store I/O Memory Configuration and Status registers for all peripherals and modules 16 bit-accessible General Purpose Register for global variables or flags Production Signature Row Memory for factory programmed data Device ID for each microcontroller device type Serial number for each device Oscillator calibration bytes ADC and temperature sensor calibration data User Signature Row One flash page in size Can be read and written from software Content is kept after chip erase The AVR architecture has two main memory spaces, the Program Memory and the Data Memory. In addition, the XMEGA D3 features an EEPROM Memory for non-volatile data storage. All three memory spaces are linear and require no paging. The available memory size configurations are shown in Ordering Information on page 2. In addition each device has a Flash memory signature row for calibration data, device identification, serial number etc. Non-volatile memory spaces can be locked for further write or read/write operations. This prevents unrestricted access to the application software. 7.3 In-System Programmable Flash Program Memory The XMEGA D3 devices contains On-chip In-System Programmable Flash memory for program storage, see Figure 7-1 on page 10. Since all AVR instructions are 16- or 32-bits wide, each Flash address location is 16 bits. The Program Flash memory space is divided into Application and Boot sections. Both sections have dedicated Lock Bits for setting restrictions on write or read/write operations. The Store Pro- 9
10 gram Memory (SPM) instruction must reside in the Boot Section when used to write to the Flash memory. A third section inside the Application section is referred to as the Application Table section which has separate Lock bits for storage of write or read/write protection. The Application Table section can be used for storing non-volatile data or application software. Figure 7-1. Flash Program Memory (Hexadecimal address) Word Address 1EFFF / 16FFF / EFFF / 77FF 0 Application Section (256K/192K/128K/64K) 1F000 / / F000 / 7800 Application Table Section... 1FFFF / 17FFF / FFFF / 7FFF (8K/8K/8K/4K) / / / 8000 Boot Section 20FFF / 18FFF / 10FFF / 87FF (8K/8K/8K/4K) The Application Table Section and Boot Section can also be used for general application software. 10
11 7.4 Data Memory The Data Memory consist of the I/O Memory, EEPROM and SRAM memories, all within one linear address space, see Figure 7-2 on page 11. To simplify development, the memory map for all devices in the family is identical and with empty, reserved memory space for smaller devices. Figure 7-2. Data Memory Map (Hexadecimal address) Byte Address ATxmega192D3 Byte Address ATxmega128D3 Byte Address ATxmega64D3 0 I/O Registers 0 I/O Registers 0 I/O Registers FFF (4KB) FFF (4KB) FFF (4KB) 1000 EEPROM 1000 EEPROM 1000 EEPROM 17FF (2K) 17FF (2K) 17FF (2K) RESERVED RESERVED RESERVED 2000 Internal SRAM 2000 Internal SRAM 2000 Internal SRAM 5FFF (16K) 3FFF (8K) 2FFF (4K) Byte Address ATxmega256D3 0 I/O Registers FFF FFF (4KB) EEPROM (4K) 2000 Internal SRAM 5FFF (16K) 11
12 7.4.1 I/O Memory SRAM Data Memory EEPROM Data Memory All peripherals and modules are addressable through I/O memory locations in the data memory space. All I/O memory locations can be accessed by the Load (LD/LDS/LDD) and Store (ST/STS/STD) instructions, transferring data between the 32 general purpose registers in the CPU and the I/O Memory. The IN and OUT instructions can address I/O memory locations in the range 0x00-0x3F directly. I/O registers within the address range 0x00-0x1F are directly bit-accessible using the SBI and CBI instructions. The value of single bits can be checked by using the SBIS and SBIC instructions on these registers. The I/O memory address for all peripherals and modules in XMEGA D3 is shown in the Peripheral Module Address Map on page 51. The XMEGA D3 devices have internal SRAM memory for data storage. The XMEGA D3 devices have internal EEPROM memory for non-volatile data storage. It is addressable either in a separate data space or it can be memory mapped into the normal data memory space. The EEPROM memory supports both byte and page access. 12
13 7.5 Production Signature Row The Production Signature Row is a separate memory section for factory programmed data. It contains calibration data for functions such as oscillators and analog modules. The production signature row also contains a device ID that identify each microcontroller device type, and a serial number that is unique for each manufactured device. The device ID for the available XMEGA D3 devices is shown in Table 7-1 on page 13. The serial number consist of the production LOT number, wafer number, and wafer coordinates for the device. The production signature row can not be written or erased, but it can be read from both application software and external programming. Table 7-1. Device ID bytes for XMEGA D3 devices. Device Device ID bytes Byte 2 Byte 1 Byte 0 ATxmega64D3 4A 96 1E ATxmega128D E ATxmega192D E ATxmega256D E 7.6 User Signature Row The User Signature Row is a separate memory section that is fully accessible (read and write) from application software and external programming. The user signature row is one flash page in size, and is meant for static user parameter storage, such as calibration data, custom serial numbers or identification numbers, random number seeds etc. This section is not erased by Chip Erase commands that erase the Flash, and requires a dedicated erase command. This ensures parameter storage during multiple program/erase session and on-chip debug sessions. 13
14 7.7 Flash and EEPROM Page Size The Flash Program Memory and EEPROM data memory is organized in pages. The pages are word accessible for the Flash and byte accessible for the EEPROM. Table 7-2 on page 14 shows the Flash Program Memory organization. Flash write and erase operations are performed on one page at the time, while reading the Flash is done one byte at the time. For Flash access the Z-pointer (Z[m:n]) is used for addressing. The most significant bits in the address (FPAGE) gives the page number and the least significant address bits (FWORD) gives the word in the page. Table 7-2. Number of words and Pages in the Flash. Devices Flash Page Size FWORD FPAGE Application Boot Size (Bytes) (words) Size No of Pages Size No of Pages ATxmega64D3 64K + 4K 128 Z[7:1] Z[16:8] 64K 256 4K 16 ATxmega128D3 128K + 8K 256 Z[8:1] Z[17:9] 128K 256 8K 16 ATxmega192D3 192K + 8K 256 Z[8:1] Z[18:9] 192K 384 8K 16 ATxmega256D3 256K + 8K 256 Z[8:1] Z[18:9] 256K 512 8K 16 Table 7-3 on page 14 shows EEPROM memory organization for the XMEGA D3 devices. EEEPROM write and erase operations can be performed one page or one byte at the time, while reading the EEPROM is done one byte at the time. For EEPROM access the NVM Address Register (ADDR[m:n] is used for addressing. The most significant bits in the address (E2PAGE) gives the page number and the least significant address bits (E2BYTE) gives the byte in the page. Table 7-3. Number of bytes and Pages in the EEPROM. Devices EEPROM Page Size E2BYTE E2PAGE No of Pages Size (Bytes) (Bytes) ATxmega64D3 2K 32 ADDR[4:0] ADDR[10:5] 64 ATxmega128D3 2K 32 ADDR[4:0] ADDR[10:5] 64 ATxmega192D3 2K 32 ADDR[4:0] ADDR[10:5] 64 ATxmega256D3 4K 32 ADDR[4:0] ADDR[11:5]
15 8. Event System 8.1 Features 8.2 Overview Inter-peripheral communication and signalling with minimum latency CPU independent operation 4 Event Channels allows for up to 4 signals to be routed at the same time Events can be generated by Timer/Counters (TCxn) Real Time Counter (RTC) Analog to Digital Converters (ADC) Analog Comparators (AC) Ports (PORTx) System Clock (Clk SYS ) Software (CPU) Events can be used by Timer/Counters (TCxn) Analog to Digital Converters (ADC) Ports (PORTx) IR Communication Module (IRCOM) The same event can be used by multiple peripherals for synchronized timing Advanced Features Manual Event Generation from software (CPU) Quadrature Decoding Digital Filtering Functions in Active and Idle mode The Event System is a set of features for inter-peripheral communication. It enables the possibility for a change of state in one peripheral to automatically trigger actions in one or more peripherals. What changes in a peripheral that will trigger actions in other peripherals are configurable by software. It is a simple, but powerful system as it allows for autonomous control of peripherals without any use of interrupts or CPU resources. The indication of a change in a peripheral is referred to as an event, and is usually the same as the interrupt conditions for that peripheral. Events are passed between peripherals using a dedicated routing network called the Event Routing Network. Figure 8-1 on page 16 shows a basic block diagram of the Event System with the Event Routing Network and the peripherals to which it is connected. This highly flexible system can be used for simple routing of signals, pin functions or for sequencing of events. The maximum latency is two CPU clock cycles from when an event is generated in one peripheral, until the actions are triggered in one or more other peripherals. The Event System is functional in both Active and Idle modes. 15
16 Figure 8-1. Event system block diagram. ClkSYS CPU PORTx RTC Event Routing Network ADCx ACx IRCOM T/Cxn The Event Routing Network can directly connect together ADCs, Analog Comparators (AC), I/O ports (PORTx), the Real-time Counter (RTC), Timer/Counters (T/C) and the IR Communication Module (IRCOM). Events can also be generated from software (CPU). All events from all peripherals are always routed into the Event Routing Network. This consist of four multiplexers where each can be configured in software to select which event to be routed into that event channel. All four event channels are connected to the peripherals that can use events, and each of these peripherals can be configured to use events from one or more event channels to automatically trigger a software selectable action. 16
17 9. System Clock and Clock options 9.1 Features 9.2 Overview Fast start-up time Safe run-time clock switching Internal Oscillators: 32 MHz run-time calibrated RC oscillator 2 MHz run-time calibrated RC oscillator khz calibrated RC oscillator 32 khz Ultra Low Power (ULP) oscillator External clock options MHz Crystal Oscillator khz Crystal Oscillator External clock PLL with internal and external clock options with 2 to 31x multiplication Clock Prescalers with 2 to 2048x division Fast peripheral clock running at 2 and 4 times the CPU clock speed Automatic Run-Time Calibration of internal oscillators Crystal Oscillator failure detection XMEGA D3 has an advanced clock system, supporting a large number of clock sources. It incorporates both integrated oscillators, external crystal oscillators and resonators. A high frequency Phase Locked Loop (PLL) and clock prescalers can be controlled from software to generate a wide range of clock frequencies from the clock source input. It is possible to switch between clock sources from software during run-time. After reset the device will always start up running from the 2 Mhz internal oscillator. A calibration feature is available, and can be used for automatic run-time calibration of the internal 2 MHz and 32 MHz oscillators. This reduce frequency drift over voltage and temperature. A Crystal Oscillator Failure Monitor can be enabled to issue a Non-Maskable Interrupt and switch to internal oscillator if the external oscillator fails. Figure 9-1 on page 18 shows the principal clock system in XMEGA D3. 17
18 Figure 9-1. Clock system overview 32 khz ULP Internal Oscillator clk ULP WDT/BOD khz Calibrated Internal Oscillator clk RTC RTC 2 MHz Run-Time Calibrated Internal Oscillator 32 MHz Run-time Calibrated Internal Oscillator CLOCK CONTROL UNIT with PLL and Prescaler clk PER PERIPHERALS ADC PORTS KHz Crystal Oscillator INTERRUPT EVSYS RAM MHz Crystal Oscillator CPU clk CPU NVM MEMORY External Clock Input FLASH EEPROM 9.3 Clock Options Each clock source is briefly described in the following sub-sections khz Ultra Low Power Internal Oscillator The 32 khz Ultra Low Power (ULP) Internal Oscillator is a very low power consumption clock source. It is used for the Watchdog Timer, Brown-Out Detection and as an asynchronous clock source for the Real Time Counter. This oscillator cannot be used as the system clock source, and it cannot be directly controlled from software khz Calibrated Internal Oscillator The khz Calibrated Internal Oscillator is a high accuracy clock source that can be used as the system clock source or as an asynchronous clock source for the Real Time Counter. It is calibrated during production to provide a default frequency which is close to its nominal frequency. 18
19 khz Crystal Oscillator MHz Crystal Oscillator The khz Crystal Oscillator is a low power driver for an external watch crystal. It can be used as system clock source or as asynchronous clock source for the Real Time Counter. The MHz Crystal Oscillator is a driver intended for driving both external resonators and crystals ranging from 400 khz to 16 MHz MHz Run-time Calibrated Internal Oscillator The 2 MHz Run-time Calibrated Internal Oscillator is a high frequency oscillator. It is calibrated during production to provide a default frequency which is close to its nominal frequency. The oscillator can use the khz Calibrated Internal Oscillator or the 32 khz Crystal Oscillator as a source for calibrating the frequency run-time to compensate for temperature and voltage drift hereby optimizing the accuracy of the oscillator MHz Run-time Calibrated Internal Oscillator External Clock input PLL with Multiplication factor 2-31x The 32 MHz Run-time Calibrated Internal Oscillator is a high frequency oscillator. It is calibrated during production to provide a default frequency which is close to its nominal frequency. The oscillator can use the khz Calibrated Internal Oscillator or the 32 khz Crystal Oscillator as a source for calibrating the frequency run-time to compensate for temperature and voltage drift hereby optimizing the accuracy of the oscillator. The external clock input gives the possibility to connect a clock from an external source. The PLL provides the possibility of multiplying a frequency by any number from 2 to 31. In combination with the prescalers, this gives a wide range of output frequencies from all clock sources. 19
20 10. Power Management and Sleep Modes 10.1 Features 10.2 Overview 5 sleep modes Idle Power-down Power-save Standby Extended standby Power Reduction registers to disable clocks to unused peripherals The XMEGA D3 provides various sleep modes tailored to reduce power consumption to a minimum. All sleep modes are available and can be entered from Active mode. In Active mode the CPU is executing application code. The application code decides when and what sleep mode to enter. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from sleep to Active mode Sleep Modes In addition, Power Reduction registers provide a method to stop the clock to individual peripherals from software. When this is done, the current state of the peripheral is frozen and there is no power consumption from that peripheral. This reduces the power consumption in Active mode and Idle sleep mode Idle Mode Power-down Mode Power-save Mode Standby Mode In Idle mode the CPU and Non-Volatile Memory are stopped, but all peripherals including the Interrupt Controller and Event System are kept running. Interrupt requests from all enabled interrupts will wake the device. In Power-down mode all system clock sources, and the asynchronous Real Time Counter (RTC) clock source, are stopped. This allows operation of asynchronous modules only. The only interrupts that can wake up the MCU are the Two Wire Interface address match interrupts, and asynchronous port interrupts, e.g pin change. Power-save mode is identical to Power-down, with one exception: If the RTC is enabled, it will keep running during sleep and the device can also wake up from RTC interrupts. Standby mode is identical to Power-down with the exception that all enabled system clock sources are kept running, while the CPU, Peripheral and RTC clocks are stopped. This reduces the wake-up time when external crystals or resonators are used. 20
8/16-bit XMEGA D3 Microcontroller
Features High-performance, Low-power 8/16-bit Atmel AVR XMEGA TM Microcontroller Non-volatile Program and Data Memories 64K - 256K Bytes of In-System Self-Programmable Flash 4K - 8K Bytes Boot Code Section
8/16-bit XMEGA A3 Microcontroller
Features High-performance, Low-power 8/16-bit Atmel AVR XMEGA TM Microcontroller Non-volatile Program and Data Memories 64 KB - 256 KB of In-System Self-Programmable Flash 4 KB - 8 KB Boot Code Section
Atmel Norway 2005. XMEGA Introduction
Atmel Norway 005 XMEGA Introduction XMEGA XMEGA targets Leadership on Peripheral Performance Leadership in Low Power Consumption Extending AVR market reach XMEGA AVR family 44-100 pin packages 16K 51K
ATxmega128A1 / ATxmega64A1. Preliminary. 8/16-bit XMEGA A1 Microcontroller. Not recommended for new designs - Use XMEGA A1U series Features
Not recommended for new designs - Use XMEGA A1U series Features 8/16-bit XMEGA A1 Microcontroller ATxmega128A1 / ATxmega64A1 Preliminary High-performance, low-power Atmel AVR XMEGA 8/16-bit Microcontroller
High-performance, low-power Atmel AVR XMEGA 8/16-bit Microcontroller Nonvolatile program and data memories
Features 8/16-bit Atmel XMEGA A3BUMicrocontroller ATxmega256A3BU High-performance, low-power Atmel AVR XMEGA 8/16-bit Microcontroller Nonvolatile program and data memories 256KBytes of in-system self-programmable
ATxmega256A3U / ATxmega192A3U / ATxmega128A3U / ATxmega64A3U
8/16-bit Atmel XMEGA A3U Microcontroller ATxmega256A3U / ATxmega192A3U / ATxmega128A3U / ATxmega64A3U DATASHEET Features High-performance, low-power Atmel AVR XMEGA 8/16-bit Microcontroller Nonvolatile
8/16-bit Atmel AVR XMEGA Microcontrollers
8/16-bit Atmel AVR XMEGA Microcontrollers ATxmega32E5 / ATxmega16E5 / ATxmega8E5 Preliminary Features High-performance, low-power Atmel AVR XMEGA 8/16-bit Microcontroller Nonvolatile program and data memories
8/16-bit Atmel XMEGA B3 Microcontroller
Features High-performance, low-power Atmel AVR XMEGA 8/16-bit Microcontroller Nonvolatile program and data memories 64K - 128KBytes of in-system self-programmable flash 4K - 8KBytes boot section 2KBytes
PIC MICROCONTROLLERS FOR DIGITAL FILTER IMPLEMENTATION
PIC MICROCONTROLLERS FOR DIGITAL FILTER IMPLEMENTATION There are many devices using which we can implement the digital filter hardware. Gone are the days where we still use discrete components to implement
MICROCONTROLLER BASED TEMPERATURE INDICATOR SUBMITTED BY:
MICROCONTROLLER BASED TEMPERATURE INDICATOR SUBMITTED BY: 1 INTRODUCTION The aim of this project is to design an ambient temperature measurement circuit. The motivation for doing this project is the fact
Introduction to the Atmel AVR Butterfly
Introduction to the Atmel AVR Butterfly AVR Butterfly The AVR Butterfly is designed to demonstrate the benefits and key features of the AVR microcontrollers! The AVR architecture in general and the ATmega169
8-bit Microcontroller with 1K Bytes In-System Programmable Flash. ATtiny13V ATtiny13
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
ATMega. Development Board. Manual V1.0
ATMega Development Board Manual V1.0 ATMega Development Board.doc Page 1/9 Introduction Development boards allow a quick implementation of a prototype design and successive downloads of the program directly
8-bit Microcontroller with 2K Bytes In-System Programmable Flash. ATtiny2313/V. Preliminary
Features Utilizes the AVR RISC Architecture AVR High-performance and Low-power RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully
Design of a Microcontroller Based Random Number Generator
Design of a Microcontroller Based Random Number Generator Dr. Babu Paul 1,S oumya Sara Samual 2, Sudheesh Kumar 3, Sujeesh K 4, Syamily P S 5 Professor, Dept. of EEE, Mar Athanasius College of Engineering,
Hello, and welcome to this presentation of the STM32L4 reset and clock controller.
Hello, and welcome to this presentation of the STM32L4 reset and clock controller. 1 The STM32L4 reset and clock controller manages system and peripheral clocks. STM32L4 devices embed three internal oscillators,
8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features
Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features of this USART interface, which is widely used for serial
XMEGA AU MANUAL. 8-bit Atmel XMEGA AU Microcontroller
8-bit Atmel XMEGA AU Microcontroller XMEGA AU MANUAL This document contains complete and detailed description of all modules included in the Atmel AVR XMEGA AU microcontroller family. The Atmel AVR XMEGA
MICROCONTROLLAR BASED DIGITAL CLOCK WITH ALARM
MICROCONTROLLAR BASED DIGITAL CLOCK WITH ALARM www.microsyssolution.com Page 1 A BRIEF INTRODUCTION TO 8051 MICROCONTROLLER-: When we have to learn about a new computer we have to familiarize about the
Atmel Norway AVR Introduction
Atmel Norway 2005 AVR Microcontrollers 1 The Growing AVR Family TINY The AVR Growing family AVR Family 8-32 pin general purpose microcontrollers 16 family members MEGA AVR family 32-100 pin general purpose
Microcontrollers. Bus types
Digital it Integrated t Circuits it & Microcontrollers Chapter 7. Serial communication bus 1 Bus types USART RS232 RS485 I2C (I 2 C) = Inter-Integrated Circuit SPI = Serial Peripheral Interface One-wire
USER GUIDE EDBG. Description
USER GUIDE EDBG Description The Atmel Embedded Debugger (EDBG) is an onboard debugger for integration into development kits with Atmel MCUs. In addition to programming and debugging support through Atmel
8-bit Microcontroller with 16K Bytes In-System Programmable Flash. ATmega162 ATmega162V. Features
查 询 ATMEGA162 供 应 商 Features High-performance, Low-power AVR 8-bit Microcontroller Advanced RISC Architecture 131 Powerful Instructions Most Single-clock Cycle Execution 32 x 8 General Purpose Working
ATmega8A. Introduction. Features. 8-bit AVR Microcontroller DATASHEET COMPLETE
8-bit AVR Microcontroller ATmega8A DATASHEET COMPLETE Introduction The Atmel ATmega8A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions
ATtiny4 / ATtiny5 / ATtiny9 / ATtiny10. Introduction. Feature. Atmel 8-bit AVR Microcontroller with 512/1024 Bytes In-System Programmable Flash
Atmel 8-bit AVR Microcontroller with 512/1024 Bytes In-System Programmable Flash ATtiny4 / ATtiny5 / ATtiny9 / ATtiny10 DATASHEET COMPLETE Introduction The Atmel ATtiny4/5/9/10 is a low-power CMOS 8-bit
DS1621 Digital Thermometer and Thermostat
Digital Thermometer and Thermostat www.dalsemi.com FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent
Chapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
ET-BASE AVR ATmega64/128
ET-BASE AVR ATmega64/128 ET-BASE AVR ATmega64/128 which is a Board Microcontroller AVR family from ATMEL uses MCU No.ATmega64 and ATmega128 64PIN. Board ET-BASE AVR ATmega64/128 uses MCU s resources on
AT15007: Differences between ATmega328/P and ATmega328PB. Introduction. Features. Atmel AVR 8-bit Microcontrollers APPLICATION NOTE
Atmel AVR 8-bit Microcontrollers AT15007: Differences between ATmega328/P and ATmega328PB APPLICATION NOTE Introduction This application note assists the users of Atmel ATmega328 variants to understand
ARM Thumb Microcontrollers. Application Note. Software ISO 7816 I/O Line Implementation. Features. Introduction
Software ISO 7816 I/O Line Implementation Features ISO 7816-3 compliant (direct convention) Byte reception and transmission with parity check Retransmission on error detection Automatic reception at the
DS1621 Digital Thermometer and Thermostat
www.maxim-ic.com FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is -67 F to 257 F in 0.9 F increments
The Programming Interface
: In-System Programming Features Program any AVR MCU In-System Reprogram both data Flash and parameter EEPROM memories Eliminate sockets Simple -wire SPI programming interface Introduction In-System programming
8-bit Microcontroller with 1K Bytes In-System Programmable Flash. ATtiny13A
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
AVR1321: Using the Atmel AVR XMEGA 32-bit Real Time Counter and Battery Backup System. 8-bit Microcontrollers. Application Note.
AVR1321: Using the Atmel AVR XMEGA 32-bit Real Time Counter and Battery Backup System Features 32-bit Real Time Counter (RTC) - 32-bit counter - Selectable clock source 1.024kHz 1Hz - Long overflow time
8-bit Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash. ATmega48PA ATmega88PA ATmega168PA ATmega328P
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 131 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
Embedded Systems on ARM Cortex-M3 (4weeks/45hrs)
Embedded Systems on ARM Cortex-M3 (4weeks/45hrs) Course & Kit Contents LEARN HOW TO: Use of Keil Real View for ARM Use ARM Cortex-M3 MCU for professional embedded application development Understanding
Allows the user to protect against inadvertent write operations. Device select and address bytes are Acknowledged Data Bytes are not Acknowledged
Write Protect CAT24WCxxx I 2 C Serial EEPROMs. Allows the user to protect against inadvertent write operations. WP = V CC : Write Protected Device select and address bytes are Acknowledged Data Bytes are
DS1307ZN. 64 x 8 Serial Real-Time Clock
DS137 64 x 8 Serial Real-Time Clock www.maxim-ic.com FEATURES Real-time clock (RTC) counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap-year compensation valid
8-bit Atmel with 8KBytes In- System Programmable Flash. ATmega8 ATmega8L. Summary
Features High-performance, Low-power Atmel AVR 8-bit Microcontroller Advanced RISC Architecture 130 Powerful Instructions Most Single-clock Cycle Execution 32 8 General Purpose Working Registers Fully
Lecture 6 Introduction to the ATmega328 and Ardunio CSE P567
Lecture 6 Introduction to the ATmega328 and Ardunio CSE P567 Outline Lecture 6 ATmega architecture and instruction set I/O pins Arduino C++ language Lecture 7 Controlling Time Interrupts and Timers Lecture
8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny24 ATtiny44 ATtiny84
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
Intro to Microprocessors and Microcomputers
Intro to Microprocessors and Microcomputers Content Microprocessor, microcontrollers and microcomputers Communication within microcomputers Registers Process architecture CPU Data and program storage Negative
ATMega Control Board. Manual V1.0
ATMega Control Board Manual V1.0 Atmega Control Board.doc Page 1 / 32 Chapter 1 - Introduction 1.1 Introduction The new ATMega control board is a compact, versatile and powerful board, that is loaded with
A 5 Degree Feedback Control Robotic Arm (Haptic Arm)
A 5 Degree Feedback Control Robotic Arm (Haptic Arm) 1 Prof. Sheetal Nirve, 2 Mr.Abhilash Patil, 3 Mr.Shailesh Patil, 4 Mr.Vishal Raut Abstract: Haptics is the science of applying touch sensation and control
FLASH-BASED MICROCONTROLLERS
FLASH-BASED MICROCONTROLLERS STRATEGY Leverage core NVM competency into unique memory and logic products. EPROMS Micro/ Peripherals Telecommunications, Computers Nonvolatile Memories Consumer Automotive
8-bit Microcontroller with 16K Bytes In-System Programmable Flash. ATmega16 ATmega16L
Features High-performance, Low-power Atmel AVR 8-bit Microcontroller Advanced RISC Architecture 131 Powerful Instructions Most Single-clock Cycle Execution 32 x 8 General Purpose Working Registers Fully
8-bit Atmel with 8KBytes In- System Programmable Flash. ATmega8 ATmega8L
Features High-performance, Low-power Atmel AVR 8-bit Microcontroller Advanced RISC Architecture 130 Powerful Instructions Most Single-clock Cycle Execution 32 8 General Purpose Working Registers Fully
Hello and welcome to this Renesas Interactive course, that provides an overview of the Clock Generator found on RL78 MCUs.
Hello and welcome to this Renesas Interactive course, that provides an overview of the Clock Generator found on RL78 MCUs. 1 This course provides an introduction to the RL78 Clock Generator. Our objectives
P A R T LEARNING MICROCONTROLLERS. 1 Introduction to Microcontrollers Microcontrollers
P A R T LEARNING MICROCONTROLLERS I 1 Introduction to Microcontrollers 2 8051 Microcontrollers 3 8051 Pin Description, Connections, I/O Ports and Memory Organization 4 MCS-51 Addressing Modes and Instructions
STM32 F-2 series High-performance Cortex-M3 MCUs
STM32 F-2 series High-performance Cortex-M3 MCUs STMicroelectronics 32-bit microcontrollers, 120 MHz/150 DMIPS with ART Accelerator TM and advanced peripherals www.st.com/mcu STM32 F-2 series The STM32
8-bit Microcontroller with 2K Bytes Flash. ATtiny26 ATtiny26L
Features High-performance, Low-power AVR 8-bit Microcontroller RISC Architecture 118 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static Operation
PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section
PRELIMINARY DS2434 Battery Identification Chip FEATURES Provides unique ID number to battery packs PACKAGE OUTLINE Eliminates thermistors by sensing battery temperature on chip DALLAS DS2434 1 2 3 256
Freescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ
nc. Order this document by MC68328/D Microprocessor and Memory Technologies Group MC68328 MC68328V Product Brief Integrated Portable System Processor DragonBall ΤΜ As the portable consumer market grows
Serial Communications
Serial Communications 1 Serial Communication Introduction Serial communication buses Asynchronous and synchronous communication UART block diagram UART clock requirements Programming the UARTs Operation
ATmega32A. Introduction. Features. 8-bit AVR Microcontroller DATASHEET SUMMARY
8-bit AVR Microcontroller ATmega32A DATASHEET SUMMARY Introduction The Atmel ATmega32A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions
ELECTRONICS COMPONENTS TESTER
ELECTRONICS COMPONENTS TESTER 1 A BRIEF INTRODUCTION TO 8051 MICROCONTROLLER: When we have to learn about a new computer we have to familiarize about the machine capability we are using, and we can do
AN141 SMBUS COMMUNICATION FOR SMALL FORM FACTOR DEVICE FAMILIES. 1. Introduction. 2. Overview of the SMBus Specification. 2.1.
SMBUS COMMUNICATION FOR SMALL FORM FACTOR DEVICE FAMILIES 1. Introduction C8051F3xx and C8051F41x devices are equipped with an SMBus serial I/O peripheral that is compliant with both the System Management
Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs
Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs AN033101-0412 Abstract This describes how to interface the Dallas 1-Wire bus with Zilog s Z8F1680 Series of MCUs as master devices. The Z8F0880,
8-bit Atmel Microcontroller with 128KBytes In-System Programmable Flash. ATmega128 ATmega128L
Features High-performance, Low-power Atmel AVR 8-bit Microcontroller Advanced RISC Architecture 133 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers + Peripheral
Atmel 8-bit AVR Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny25/V / ATtiny45/V / ATtiny85/V. Features
Atmel 8-bit AVR Microcontroller with 2/4/8K Bytes In-System Programmable Flash Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single
Chapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 05 Peripherals and Ports Synchronous Serial Port 10-bit ADC USART Internal Peripherals 8-bit Timer TMR0 16-bit Timer TMR1 8-bit Timer TMR2 CCP1, CCP2 8 13 13
ATmega16U4/ATmega32U4
ATmega6U4/ATmega32U4 8-bit Microcontroller with 6/32 Bytes of ISP Flash and USB Controller DATASHEET Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 35 Powerful
AVR351: Runtime calibration and compensation of RC oscillators. 8-bit Microcontrollers. Application Note. Features. 1 Introduction
AVR351: Runtime calibration and compensation of oscillators Features Use of the Oscillator Sampling Interface in calibration. Slow oscillator frequency prediction. Ultra Low Power oscillator frequency
APPLICATION NOTE. Atmel AVR134: Real Time Clock (RTC) Using the Asynchronous Timer. Atmel AVR 8-bit Microcontroller. Introduction.
APPLICATION NOTE Atmel AVR134: Real Time Clock (RTC) Using the Asynchronous Timer Introduction Atmel AVR 8-bit Microcontroller This application note describes how to implement a real time counter (RTC)
PIC32 Architecture Overview
PIC32 Architecture Overview 2008 Microchip Technology Incorporated. All Rights Reserved. PIC32 Architecture Overview Slide 1 Hello and welcome to the PIC32 Architecture Overview webinar. My name is Nilesh
Microtronics technologies Mobile: 99707 90092
For more Project details visit: http://www.projectsof8051.com/rfid-based-attendance-management-system/ Code Project Title 1500 RFid Based Attendance System Synopsis for RFid Based Attendance System 1.
Display Message on Notice Board using GSM
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 7 (2013), pp. 827-832 Research India Publications http://www.ripublication.com/aeee.htm Display Message on Notice Board
Design of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
Mega128-DEVelopment Board Progressive Resources LLC 4105 Vincennes Road Indianapolis, IN (317) (317) FAX
Mega128-DEVelopment Board Progressive Resources LLC 4105 Vincennes Road Indianapolis, IN 46268 (317) 471-1577 (317) 471-1580 FAX http://www.prllc.com GENERAL The Mega128-Development board is designed for
Elettronica dei Sistemi Digitali Costantino Giaconia SERIAL I/O COMMON PROTOCOLS
SERIAL I/O COMMON PROTOCOLS RS-232 Fundamentals What is RS-232 RS-232 is a popular communications interface for connecting modems and data acquisition devices (i.e. GPS receivers, electronic balances,
AVR1003: Using the XMEGA Clock System. 8-bit Microcontrollers. Application Note. Features. 1 Introduction
AVR1003: Using the XMEGA Clock System Features Internal 32 khz, 2 MHz, and 32 MHz oscillators External crystal oscillator or clock input Internal PLL with multiplication factor 1x to 31x Safe clock source
Design of Wireless Temperature and Humidity Monitoring System Based on Zigbee
International Core Journal of Engineering Vol.1 o.6 2015 ISS: 2414-1895 Design of Wireless Temperature and Humidity Monitoring System Based on Zigbee Guangwen Liu a, Guangqiu Chen, Zhenye Geng College
8-bit Microcontroller with 32K/64K/128K Bytes of ISP Flash and CAN Controller AT90CAN32 AT90CAN64 AT90CAN128
Features High-performance, Low-power AVR 8-bit Microcontroller Advanced RISC Architecture 33 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers + Peripheral
Organization and Architecture of the Renesas RX63N Microcontroller Board
Organization and Architecture of the Renesas RX63N Microcontroller Board Chapter 3 Renesas Electronics America Inc. Embedded Systems using the RX63N 9/15/2013 Rev. 0.1 2013 Renesas Electronics America
2.0 Command and Data Handling Subsystem
2.0 Command and Data Handling Subsystem The Command and Data Handling Subsystem is the brain of the whole autonomous CubeSat. The C&DH system consists of an Onboard Computer, OBC, which controls the operation
8-bit Atmel megaavr Microcontroller
8-bit Atmel megaavr Microcontroller ATmega16M1 / ATmega32M1 / ATmega64M1 Summary Features High performance, low power Atmel AVR 8-bit microcontroller Advanced RISC architecture 131 powerful instructions
ATmega32A. Introduction. Features. 8-Bit AVR Microcontroller DATASHEET COMPLETE
8-Bit AVR Microcontroller ATmega32A DATASHEET COMPLETE Introduction The Atmel ATmega32A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions
Arduino Leonardo ETH. Overview
Arduino Leonardo ETH Page 1 of 10 Arduino Leonardo ETH Overview The Leonardo ETH is a microcontroller board based on the ATmega32U4 (datasheet (http://download.arduino.org/products/leonardoeth/atmel-7766-8-bit-avr-atmega16u4-32u4_datasheet.pdf))
Introduction to Microcontroller World. XMC TM Microcontrollers March 2016
Introduction to Microcontroller World XMC TM Microcontrollers March 2016 Agenda 1 2 3 4 5 6 7 What is a Microcontroller Co Processor On Chip Memories Communication Peripherals Analog Peripherals Timers
8-bit Microcontroller. Application Note. AVR415: RC5 IR Remote Control Transmitter. Features. Introduction. Figure 1.
AVR415: RC5 IR Remote Control Transmitter Features Utilizes ATtiny28 Special HW Modulator and High Current Drive Pin Size Efficient Code, Leaves Room for Large User Code Low Power Consumption through Intensive
TURBO PROGRAMMER USB, MMC, SIM DEVELOPMENT KIT
TURBO PROGRAMMER USB, MMC, SIM DEVELOPMENT KIT HARDWARE GUIDE This document is part of Turbo Programmer documentation. For Developer Documentation, Applications and Examples, see http:/// PRELIMINARY (C)
VREFout CFG B TMS TCK TDI TDO CS ENSPI
Using SPI to Control isppac80 and isppac81 October 2002 Application Note AN6037 Introduction This application note describes how to use the Serial Peripheral Interface (SPI) to adjust the gain, select
S3F8S39/S35 Product Brief
S3F8S39/S35 Product Brief S3F8S39/S35 Product Brief 1 PB025103-0713 ADVANTAGES Multiple 16 PWM timers with pulse and carrier generation 2 UART s, SPI and I2C to cover all serial communication needs 10
MODULE BOUSSOLE ÉLECTRONIQUE CMPS03 Référence : 0660-3
MODULE BOUSSOLE ÉLECTRONIQUE CMPS03 Référence : 0660-3 CMPS03 Magnetic Compass. Voltage : 5v only required Current : 20mA Typ. Resolution : 0.1 Degree Accuracy : 3-4 degrees approx. after calibration Output
The I2C Bus. NXP Semiconductors: UM10204 I2C-bus specification and user manual. 14.10.2010 HAW - Arduino 1
The I2C Bus Introduction The I2C-bus is a de facto world standard that is now implemented in over 1000 different ICs manufactured by more than 50 companies. Additionally, the versatile I2C-bus is used
AVR1010: Minimizing the power consumption of Atmel AVR XMEGA devices. 8-bit Microcontrollers. Application Note. Preliminary. Features.
AVR1010: Minimizing the power consumption of Atmel AVR XMEGA devices Features Sleep modes Clock prescaling and source switching Power Reduction Registers RTC clock source State of digital I/O Watchdog
8-bit Microcontroller with 8K Bytes In-System Programmable Flash. ATmega8515 ATmega8515L
Features High-performance, Low-power AVR 8-bit Microcontroller RISC Architecture 130 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static Operation
Computer Hardware Requirements for Real-Time Applications
Lecture (4) Computer Hardware Requirements for Real-Time Applications Prof. Kasim M. Al-Aubidy Computer Engineering Department Philadelphia University Summer Semester, 2011 Real-Time Systems, Prof. Kasim
2. The STM32F4-Discovery BaseBoard
1 2. The STM32F4-Discovery BaseBoard The description of the extension board based on the STM32F Discovery is given in this chapter. Full schematic diagrams and PCB layouts are presented, including figures
Advanced Microcontrollers Grzegorz Budzyń Lecture. 3: Electrical parameters of microcontrollers 8051 family
Advanced Microcontrollers Grzegorz Budzyń Lecture 3: Electrical parameters of microcontrollers 8051 family Plan Electrical parameters of microcontrollers 8051 core(8-bit) Main features 8051 based microcontrollers
Serial port interface for microcontroller embedded into integrated power meter
Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia
AVR1504: Xplain training - XMEGA Event system. 8-bit Microcontrollers. Application Note. Prerequisites. 1 Introduction
AVR1504: Xplain training - XMEGA Event system Prerequisites Required knowledge Basic knowledge of microcontrollers and the C programming language Completed AVR1500: Xplain training XMEGA Basics Recommended
8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny261/V* ATtiny461/V ATtiny861/V. *Mature
Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 123 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static
8-bit Microcontroller. Application Note. AVR134: Real-Time Clock (RTC) using the Asynchronous Timer. Features. Theory of Operation.
AVR134: Real-Time Clock (RTC) using the Asynchronous Timer Features Real-Time Clock with Very Low Power Consumption (4µA @ 3.3V) Very Low Cost Solution Adjustable Prescaler to Adjust Precision Counts Time,
AVR126: ADC of megaavr in Single Ended Mode. Introduction. Features. AVR 8-bit Microcontrollers APPLICATION NOTE
AVR 8-bit Microcontrollers AVR126: ADC of megaavr in Single Ended Mode APPLICATION NOTE Introduction Atmel megaavr devices have a successive approximation Analog-to- Digital Converter (ADC) capable of
ATmega103 Assembler I
ATmega103 Assembler I 1 Outline: ATmega103 architecture AVR assembler language Elementary example program AVR Assembler Using the AVR STUDIO 4 simulator Downloading with PonyProg 2 The ATmega103 Microprocessor
PAC52XX Clock Control Firmware Design
APPLICATION NOTE PAC52XX Clock Control Firmware Design TM Marc Sousa Senior Manager, Systems and Firmware www.active-semi.com Copyright 2014 Active-Semi, Inc. TABLE OF CONTENTS APPLICATION NOTE... 1 Table
8-bit RISC Microcontroller. Application Note. AVR910: In-System Programming
AVR910: In-System Programming Features Complete In-System Programming Solution for AVR Microcontrollers Covers All AVR Microcontrollers with In-System Programming Support Reprogram Both Data Flash and
8051 MICROCONTROLLER COURSE
8051 MICROCONTROLLER COURSE Objective: 1. Familiarization with different types of Microcontroller 2. To know 8051 microcontroller in detail 3. Programming and Interfacing 8051 microcontroller Prerequisites: