TLE2425 PRECISION VIRTUAL GROUND

Transcription

1 SLOS65D MARCH 99 REVISED APRIL V Virtual Ground for 5-V/GND Analog Systems High Output-Current Capability Sink or Source... 2 ma Typ Micropower Operation... 7 µa Typ Excellent Regulation Characteristics Output Regulation 45 µv Typ at I O = to ma +5 µv Typ at I O = to + ma Input Regulation =.5 µv/v Typ Low-Impedance Output Ω Typ Macromodel Included description In signal-conditioning applications using a single power source, a reference voltage is required for 8 termination of all signal grounds. To accomplish this, engineers have typically used solutions 6 TA = 4 C consisting of resistors, capacitors, operational 4 TA = C amplifiers, and voltage references. Texas Instruments has eliminated all of those components 2 TA = 55 C with one easy-to-use 3-terminal device. That device is the TLE2425 precision virtual ground. TA = 2 Use of the TLE2425 over other typical circuit solutions gives the designer increased dynamic 4 signal range, improved signal-to-noise ratio, lower distortion, improved signal accuracy, and 6 TA = easier interfacing to ADCs and DACs. These 8 TA = 55 C benefits are the result of combining a precision micropower voltage reference and a high-performance precision operational amplifier in a single IO Output Current ma silicon chip. It is the precision and performance of these two circuit functions together that yield such dramatic system-level performance. The TLE2425 improves input regulation as well as output regulation and, in addition, reduces output impedance and power dissipation in a majority of virtual-ground-generation circuits. Both input regulation and load regulation exceed 2 bits of accuracy on a single 5-V system. Signal-conditioning front ends of data acquisition systems that push 2 bits and beyond can use the TLE2425 to eliminate a major source of system error. TA V V) O Output Voltage Change µv AVAILABLE OPTIONS SMALL OUTLINE (D) PLASTIC TO-226AA (LP) C to 7 C TLE2425CD TLE2425CD 4 C to 85 C TLE2425ID TLE2425ID 55 C to TLE2425MD The D package is available taped and reeled. Add R suffix to the device type (e.g., TLE2425CDR). OUTPUT REGULATION Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 22, Texas Instruments Incorporated POST OFFICE BOX DALLAS, TEXAS 75265

2 SLOS65D MARCH 99 REVISED APRIL 22 D, OR JG PACKAGE (TOP VIEW) LP PACKAGE (TOP VIEW) OUT COMMON IN NC NC NC NC NC IN COMMON OUT NC No internal connection absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Continuous input voltage, V I V Output current, I O ±8 ma Duration of short-circuit current at (or below) (see Note ) unlimited Continuous total power dissipation See Dissipation Rating Table Operating free-air temperature range, T A : C-suffix C to 7 C I-suffix C to 85 C M-suffix C to Storage temperature range, T stg C to 5 C Lead temperature,6 mm (/6 inch) from case for seconds: D package C Lead temperature,6 mm (/6 inch) from case for 6 seconds: JG or LP package C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE : The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded. PACKAGE DISSIPATION RATING TABLE TA DERATING FACTOR TA = 7 C TA = 85 C TA = POWER RATING ABOVE POWER RATING POWER RATING POWER RATING D 725 mv 5.8 mw/ C 464 mw 377 mw 45 mw JG 5 mv 8.4 mw/ C 672 mw 546 mw 2 mw LP 775 mv 6.2 mw/ C 496 mw 43 mw 55 mw recommended operating conditions C-SUFFIX I-SUFFIX M-SUFFIX MIN MAX MIN MAX MIN MAX Input voltage, VI V Operating free-air temperature, TA C UNIT 2 POST OFFICE BOX DALLAS, TEXAS 75265

3 SLOS65D MARCH 99 REVISED APRIL 22 electrical characteristics at specified free-air temperature, V I = 5 V, I O = (unless otherwise noted) Output voltage TLE2425C PARAMETER TEST CONDITIONS TA MIN TYP MAX Full range Temperature coefficient of output voltage 2 ppm/ C Bias current IO = Input voltage regulation VI =45Vto55V V VI =4Vto4V 4 V 7 25 Full range Full range Full range 25 Ripple rejection f = 2 Hz, VI(PP) = V 8 db Output voltage regulation (source current) Output voltage regulation (sink current) IO =to ma UNIT V µa µv µv/v Full range µv IO = to 2 ma IO =toma Full range µv IO = to 2 ma Long-term drift of output voltage t = h, Noncumulative 5 ppm Output impedance mω Short-circuit output current (sink current) VO = 5 V Short-circuit output current (source current) VO = Output noise voltage, rms f = Hz to khz µv Output voltage response to output current step Output voltage response to input voltage step Output voltage turn-on response Full range is C to 7 C. The listed values are not production tested. VO to.%, CL = IO = ± ma CL = pf 5 VO to.%, CL = 8 IO = ± ma CL = pf 8 VI = 4.5 to 5.5 V, VO to.% VI = 4.5 to 5.5 V, VO to.% VI = to 5 V, VO to.% VI = to 5 V, VO to.% ma POST OFFICE BOX DALLAS, TEXAS

4 SLOS65D MARCH 99 REVISED APRIL 22 electrical characteristics at specified free-air temperature, V I = 5 V, I O = (unless otherwise noted) Output voltage TLE2425I PARAMETER TEST CONDITIONS TA MIN TYP MAX Full range Temperature coefficient of output voltage 2 ppm/ C Bias current IO = Input voltage regulation VI =45Vto55V V VI =4Vto4V 4 V 7 25 Full range Full range Full range 75 Ripple rejection f = 2 Hz, VI(PP) = V 8 db Output voltage regulation (source current) Output voltage regulation (sink current) IO =to ma UNIT V µa µv µv/v Full range µv IO = to 2 ma IO =to8ma Full range µv IO = to 2 ma Long-term drift of output voltage t = h, Noncumulative 5 ppm Output impedance mω Short-circuit output current (sink current) VO = 5 V Short-circuit output current (source current) VO = Output noise voltage, rms f = Hz to khz µv Output voltage response to output current step Output voltage response to input voltage step Output voltage turn-on response Full range is 4 C to 85 C. The listed values are not production tested. VO to.%, CL = IO = ± ma CL = pf 5 VO to.%, CL = 8 IO = ± ma CL = pf 8 VI = 4.5 to 5.5 V, VO to.% VI = 4.5 to 5.5 V, VO to.% VI = to 5 V, VO to.% VI = to 5 V, VO to.% ma 4 POST OFFICE BOX DALLAS, TEXAS 75265

5 SLOS65D MARCH 99 REVISED APRIL 22 electrical characteristics at specified free-air temperature, V I = 5 V, I O = (unless otherwise noted) Output voltage TLE2425M PARAMETER TEST CONDITIONS TA MIN TYP MAX Full range Temperature coefficient of output voltage 2 ppm/ C Bias current IO = Input voltage regulation VI =45Vto55V V VI =45Vto4V V 7 25 Full range Full range.5 2 Full range Ripple rejection f = 2 Hz, VI(PP) = V 8 db Output voltage regulation (source current) Output voltage regulation (sink current) IO =to ma UNIT V µa µv µv/v Full range µv IO = to 2 ma IO =to3ma Full range µv IO = to 2 ma Long-term drift of output voltage t = h, Noncumulative 5 ppm Output impedance mω Short-circuit output current (sink current) VO = 5 V Short-circuit output current (source current) VO = Output noise voltage, rms f = Hz to khz µv Output voltage response to output current step Output voltage response to input voltage step Output voltage turn-on response Full range is 55 C to. The listed values are not production tested. VO to.%, CL = IO = ± ma CL = pf 5 VO to.%, CL = 8 IO = ± ma CL = pf 8 VI = 4.5 to 5.5 V, VO to.% VI = 4.5 to 5.5 V, VO to.% VI = to 5 V, VO to.% VI = to 5 V, VO to.% ma POST OFFICE BOX DALLAS, TEXAS

6 SLOS65D MARCH 99 REVISED APRIL 22 TYPICAL CHARACTERISTICS Table Of Graphs FIGURE Output voltage Distribution Free-air temperature 2 Output voltage hysteresis Free-air temperature 3 Input bias current Input voltage 4 Free-air temperature 5 Input voltage regulation 6 Ripple rejection Frequency 7 Output voltage regulation 8 Output impedance Frequency 9 Short-circuit output current Free-air temperature Spectral noise voltage density Frequency Wide-band noise voltage Frequency 2 Output voltage change with current step Time 3 Output voltage change with voltage step Time 4 Output voltage power-up response Time 5 Output current Load capacitance 6 6 POST OFFICE BOX DALLAS, TEXAS 75265

7 TYPICAL CHARACTERISTICS SLOS65D MARCH 99 REVISED APRIL DISTRIBUTION OF OUTPUT VOLTAGE Units Tested From Wafer Lot IO = OUTPUT VOLTAGE FREE-AIR TEMPERATURE Percentage of Units % V) Output Voltage V V O V O Output Voltage V TA Free-Air Temperature C Figure Figure OUTPUT VOLTAGE HYSTERESIS FREE-AIR TEMPERATURE 25 IO = Normalized to First VO INPUT BIAS CURRENT INPUT VOLTAGE Output Voltage Hysteresis mv Start Point End Point IIB Input Bias Current µ A TA Free-Air Temperature C VI Input Voltage V Figure 3 Figure 4 Data at high and low temperatures are applicable within rated operating free-air temperature ranges of the various devices. POST OFFICE BOX DALLAS, TEXAS

8 SLOS65D MARCH 99 REVISED APRIL 22 TYPICAL CHARACTERISTICS INPUT BIAS CURRENT FREE-AIR TEMPERATURE INPUT VOLTAGE REGULATION 72 7 IO = 8 IO = IIB Input Bias Current µ A V V) O Output Voltage Change µv TA Free-Air Temperature C VI Input Voltage V 4 Figure 5 Figure 6 RIPPLE REJECTION FREQUENCY OUTPUT VOLTAGE REGULATION Ripple Rejection db VI(PP) = V IO = k k k M f Frequency Hz V V) O Output Voltage Change µv TA = 4 C TA = C TA = 55 C TA = TA = TA = 55 C IO Output Current ma Figure 7 Figure 8 Data at high and low temperatures are applicable within rated operating free-air temperature ranges of the various devices. 8 POST OFFICE BOX DALLAS, TEXAS 75265

9 SLOS65D MARCH 99 REVISED APRIL 22 TYPICAL CHARACTERISTICS OUTPUT IMPEDANCE FREQUENCY SHORT-CIRCUIT OUTPUT CURRENT FREE-AIR TEMPERATURE z o Output Impedance Ω.. IO = ma IO = IO = ma IOS OS Short-Circuit Output Current ma IOS Output Sink, VO = 5 V IOS Output Source, VO =. 4 k k k M f Frequency Hz TA Free-Air Temperature C Figure 9 Figure SPECTRAL NOISE VOLTAGE DENSITY FREQUENCY WIDE-BAND NOISE VOLTAGE FREQUENCY 4 8 V n Spectral Noise Voltage Density nv/ Hz k k k Wide-Band Noise Voltage µv V rms Hz to Frequency Indicated Pole Low Pass 2 Pole Low Pass k k k f Frequency Hz f Frequency Hz Figure Figure 2 POST OFFICE BOX DALLAS, TEXAS

10 SLOS65D MARCH 99 REVISED APRIL 22 TYPICAL CHARACTERISTICS.5 V OUTPUT VOLTAGE RESPONSE TO OUTPUT CURRENT STEP TIME 5 OUTPUT VOLTAGE RESPONSE TO INPUT VOLTAGE STEP TIME V O Change In Output Voltage mv % VO Response ma.% IO Step CL = pf ma.%.% V O Change In Output Voltage mv IO = CL = pf VO Response VI = 4.5 V VI Step.%.% VI = 5.5 V.% VI = 4.5 V.5 V t Time s t Time s Figure 3 Figure OUTPUT VOLTAGE POWER-UP RESPONSE TIME IO = CL = pf.% 2 5 STABILITY RANGE OUTPUT CURRENT LOAD CAPACITANCE Unstable V) Output Voltage V V O Output Voltage Response I O Output Current ma 5 5 Stable 5 Input Voltage Step 2 3 t Time s CL Load Capacitance F Figure 5 Figure 6 POST OFFICE BOX DALLAS, TEXAS 75265

11 SLOS65D MARCH 99 REVISED APRIL 22 macromodel information * TLE2425 OPERATIONAL AMPLIFIER MACROMODEL SUBCIRCUIT * CREATED USING PARTS RELEASE 4.3 ON 8/2/9 AT 3:5 * REV (N/A) SUPPLY VOLTAGE: 5 V * CONNECTIONS: INPUT * COMMON * OUTPUT *.SUBCKT TLE * * OPAMP SECTION C E 2 C E 2 C E 9 CPSR E 9 DCM DX DCM 83 8 DX DC 5 53 DX DE 54 5 DX DLN 92 9 DX DLP 9 9 DX DP 4 3 DX ECMR (2,99) EGND 99 POLY(2) (3,) (4,).5.5 EPSR 85 POLY() (3,4) 6.22E E 6 ENSE 89 2 POLY() (88,) 2E 6 FB 7 99 POLY(6) VB VC VE VLP VLN VPSR O 74.8E6 E6 E6 E6 + E6 74E6 GA E 6 GCM E 9 GPSR (85,86) E 6 GRC 4 (4,) 3.24E 4 GRC2 4 2 (4,2) 3.24E 4 GRE 3 (3,).38E 3 GRE2 4 (4,).38E 3 HLIM 9 VLIM K HCMR 8 POLY(2) VCM+ VCM E2 E2 IRP E 6 IEE 3 DC 24.5E 6 IIO 2.2E 9 I 88 E 2 Q 89 3 QX Q QX R2 6 9.E3 RCM 84 8 K REE E6 RN E8 RN E3 POST OFFICE BOX DALLAS, TEXAS 75265

12 SLOS65D MARCH 99 REVISED APRIL 22 macromodel information (continued) RO RO VCM VCM VB 9 DC VC 3 53 DC.4 VE 54 4 DC.4 VLIM 7 8 DC VLP 9 DC 3 VLN 92 DC 3 VPSR 86 DC RFB 5 2 K RIN 3 K RCOM *REGULATOR SECTION RG 3 2MEG RG RG K RG K RG MEG HREG 3 32 POLY(2) VPSET VNSET E2 E2 VREG DC V EREG POLY() (36,34).23 VADJ V HPSET 37 VREG.3E3 VPSET 38 DC 2V HNSET 39 VREG 6.E5 VNSET 4 DC 2V DSUB 4 34 DX DPOS DX DNNEG 4 39 DX.MODEL DX D(IS=8.E 8).MODEL QX PNP(IS=8.E 8 BF=48).ENDS 2 POST OFFICE BOX DALLAS, TEXAS 75265

13 SLOS65D MARCH 99 REVISED APRIL 22 D (R-PDSO-G**) 4 PIN SHOWN MECHANICAL INFORMATION PLASTIC SMALL-OUTLINE PACKAGE.5 (,27).2 (,5).4 (,35). (,25) M (4,).5 (3,8).244 (6,2).228 (5,8).8 (,2) NOM Gage Plane A 7 8. (,25).44 (,2).6 (,4).69 (,75) MAX. (,25).4 (,) Seating Plane.4 (,) DIM PINS ** A MAX.97 (5,).344 (8,75).394 (,) A MIN.89 (4,8).337 (8,55).386 (9,8) 4447/ D /96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed.6 (,5). D. Falls within JEDEC MS-2 POST OFFICE BOX DALLAS, TEXAS

14 SLOS65D MARCH 99 REVISED APRIL 22 JG (R-GDIP-T8) MECHANICAL INFORMATION CERAMIC DUAL-IN-LINE PACKAGE 8.4 (,2).355 (9,) 5.28 (7,).245 (6,22) 4.65 (,65).45 (,4).2 (,5) MIN.3 (7,87).29 (7,37).2 (5,8) MAX Seating Plane.3 (3,3) MIN.63 (,6).5 (,38). (2,54).23 (,58).5 (,38).4 (,36).8 (,2) 5 447/C 8/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a ceramic lid using glass frit. D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only. E. Falls within MIL-STD-835 GDIP-T8 4 POST OFFICE BOX DALLAS, TEXAS 75265

15 LP (O-PBCY-W3) MECHANICAL INFORMATION SLOS65D MARCH 99 REVISED APRIL 22 PLASTIC CYLINDRICAL PACKAGE.22 (,56).6 (,4).6 (,4).4 (,35) Seating Plane Wide Thick.5 (,27) (see Note C) 3 Leads.5 (2,67).95 (2,4).35 (3,43) MIN.65 (4,9).25 (3,7).5 (2,67).8 (2,3).55 (,4).45 (,4).25 (5,2).75 (4,44) DIA (5,34).7 (4,32).5 (2,7) MIN.5 (2,67).8 (2,3) 44/ B /95 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Lead dimensions are not controlled within this area. D. Falls within JEDEC TO-226AA (TO-226AA replaces TO-92) POST OFFICE BOX DALLAS, TEXAS

16 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box Dallas, Texas Copyright 22, Texas Instruments Incorporated