Adapting the PowerPC 403 ROM Monitor Software for a 512Kb Flash Device
|
|
- Jade McDaniel
- 7 years ago
- Views:
Transcription
1 Adapting the PowerPC 403 ROM Monitor Software for a 512Kb Flash Device IBM Microelectronics Dept D95/Bldg Cornwallis Road Research Triangle Park, NC Version: 1 December 15, 1997 Abstract - This application note describes how to adapt the ROM Monitor code that is supplied with the PowerPC 403 Evaluation Board Kit (EVB), for a 512Kb flash device, the 29F040. The EVB is supplied with a 128Kb flash device, the Am29F010. The current code is made to be 512Kb flash part tolerant. This means you can plug a 512Kb flash part into the flash socket, and you can burn code into it, but it still puts the BIOS into the same place (0xFFFE0000) as for a 128Kb flash, and therefore only the top 128Kb can be used for the BIOS code. This document explains how the whole flash address space (0xFFF xFFFFFFFF) can be utilized. It also describes how the new code can be programmed into the flash memory. The IBM PowerPC 403 Evaluation Board (EVB) kit is a full featured prototype board for the PowerPC 403 embedded controllers. It includes hardware and software tools for the development of embedded PowerPC 403 applications. For more information about this kit, refer to the PowerPC 403 Evaluation Board Kit User s Manual. Included in the kit is the ROM Monitor program, which resides on a 128Kb flash device on the evaluation board. This program initializes the PowerPC PPC403 microprocessor and peripherals to enable serial and ethernet communication between a host system and the evaluation board. The ROM Monitor provides the means to load applications from the host onto the EVB and enables the debugging of applications with the RISCWatch source level debugger. The source code for the ROM Monitor program is included as part of the EVB kit. The user can modify the ROM Monitor code according to his own needs, and may need extra flash space for BIOS code. The current ROM Monitor code can run on a 512Kb flash device (which can be plugged directly into the evaluation board flash socket), but only the top 128Kb of the flash device can be utilized for BIOS code. It is possible to modify the ROM Monitor code so that the whole flash device can be utilized. The address space for a 512Kb device is 0xFFF80000 to 0xFFFFFFFF. The device is mapped at the top of the memory space, since it has to contain the reset vector at 0xFFFFFFFC, where code execution starts after reset, according to the embedded PowerPC architecture. This document will explain how to modify version 8.2 of the PowerPC 403 ROM Monitor code so that it can be mapped at the correct starting address for a 512Kb flash device. It then also describes how the new code can be written to this flash device. 1
2 MEMORY MAP Figure 1 shows the ROM Monitor memory map used for a 128Kb flash device. This flash part, the 29F010 is divided into eight 16Kb sectors. A sector is the smallest element that can be erased or overwritten separately. The top sector is used for the reset vector, which has to be at address 0xFFFFFFFC, and the Vital Product Data (VPD) information. Currently, the VPD contains only one field: a 12 character network hardware address. This is preceded and followed by formatting characters to identify this field to the ROM Monitor. These control characters specify the start and end of the VPD, as well as the type and length of information contained in it. The sector second from the top is used as nonvolatile memory (NVRAM), where configuration information, such as the ROM Monitor menu configuration and IP address setup, can be stored by the ROM Monitor. A complete sector must be reserved for the NVRAM, since it must be possible to erase and reprogram it without affecting the BIOS code or the VPD and reset vector. The remaining sectors (covering addresses 0xFFFE0000 to 0xFFFF7FFF) can be used for BIOS code. Branch To Entry Point VPD NVRAM BIOS Code 0xFFFFFFFC 0xFFFFC000 0xFFFF8000 0xFFFE0000 Figure 1. Memory Map for 128Kb flash The current code places the BIOS code at the same address (0xFFFE0000) for both 128Kb and 512Kb flash devices. In the 512Kb flash part, the sector size (smallest erasable element) is 64k, not 16k. Because of the larger sector size, the current code places the NVRAM at the beginning of the 512Kb ROM (0xFFF80000), since 0xFFFF Kb gives a greater address than 0xFFFFFFFF (and it would also overwrite the VPD). To make better use of the larger flash space, the VPD can be put in the top sector, starting at address 0xFFFF0000, and the NVRAM can be in the sector second from the top which starts at address 0xFFFE0000. The rest of the space (from 0xFFF80000 to 0xFFFDFFFF) can now be used for the BIOS code. This memory map is shown in figure 2. The following sections describe how to create the binary code file according to this memory map, and how to load it into the flash device. 2
3 Branch To Entry Point VPD NVRAM BIOS Code 0xFFFFFFFC 0xFFFF0000 0xFFFE0000 0xFFF80000 Figure 2. Memory Map for 512Kb flash MODIFYING THE ROM MONITOR BINARY FILE The file OPENBIOS.BIN is created using the make utility in the \OSOPEN\M403_EVB\OPENBIOS directory. This file is the executable binary representation of the ROM Monitor code, and it can be programmed directly into the ROM or flash memory. The code and the make process must be modified to produce code mapped at address 0xFFF80000, instead of 0xFFFE0000. To do this, the following files must be updated: OPENBIOS\INCLUDE\USR_FUNC.H This file contains definitions that specify the addresses of pointers that point to various functions. These pointers are located at specific addresses in the.text section, which is now located at 0xFFF80000 instead of 0xFFFE0000. All the 0xFFFExxxx values in the function pointer definitions must therefore be changed to 0xFFF8xxxx. OPENBIOS\M4\ROS_INC.INC This file is included in assembly source files and specifies the base address for the.text section where code is placed. The following line:.set..textaddr, 0xFFFE must be changed to:.set..textaddr, 0xFFF8 3
4 OPENBIOS\MAPFILE1 This file supplies the address of the.text section to the linker. The following line:.text = V0xFFFE0000 ; must be changed to:.text = V0xFFF80000 ; OPENBIOS\MAKEFILE.MAK In this make file, the hbranch utility is used to place the reset vector at the end of a binary image. The -s flag causes the image to be padded to a certain size. Since the size of the flash part is 512k, or 0x80000, the value after the -s flag of the hbranch command must be changed from 0x20000 to 0x NONVOLATILE MEMORY ADDRESS The nonvolatile memory start address must be moved from 0x7FF80000 to 0x7FFE0000 for the 512Kb flash part to comply with the memory map in figure 2. To do this, the following two files must be modified: MISCLIB\NVRAM.C The preprocessor definition of NVRAM_START_512 must be modified so that it will have the value 0x7FFE0000: #define NVRAM_START_512 0x7FF80000 must be changed to: #define NVRAM_START_512 0x7FFE0000 MISCLIB\FLASHPRG.C This file contains code specific to the Am29F Kb flash device. Since the 512Kb Am29F040 is part of the same family, the programming and erase algorithms are the same, and only minimal changes are necessary: In the flash_prog routine, the NVRAM sector is erased before writing new data. Currently, the sector at 0x7FF80000 is erased, instead of 0x7FFE0000. Since only the three most significant address bits of the flash device are used, any address in a sector can be used as the sector erase address. Therefore, all occurrences of 0x7FF80000 can be replaced with (start + offset) in the flash_prog routine code. 4
5 This will ensure that the sector containing the first address to be written will be erased before data is written. For instance, the line: (void)out8temp((char *)0x7FF80000, 0x30); must be changed to: (void)out8temp((char *)(start + offset), 0x30); CREATING THE OPENBIOS.BIN BINARY FILE After the changes in the previous section have been made, the binary file OPENBIOS.BIN can be created using the make utility: In the \OSOPEN\M403_EVB\OPENBIOS directory, enter the following command from the shell: make clean This will delete the result of previous code builds. Now enter the following command from the shell: make This will execute the make utility. You will be instructed to edit the FLASH.S file in the \OSOPEN\M403_EVB\OPENBIOS\MISCLIB directory, and to execute the make command again for a second and third time. The following section describes how to program the ROM Monitor binary file, OPENBIOS.BIN into the 512Kb flash memory: PROGRAMMING THE ROM MONITOR CODE INTO THE FLASH MEMORY PROGRAMMING THE FLASH USING A FLASH PROGRAMMER The binary file OPENBIOS.BIN can be programmed directly into a flash device if a flash programmer is available. The file must be loaded at address 0x00000 of the flash device. To do this refer to the instructions of the relevant programmer. When the flash device is programmed in this way, the hardware network address is hardcoded into the flash, since it is contained in the binary file. The network address is inserted into the binary file using the hbranch utility. The address can be changed by modifying the file MAKEFILE.MAK in the \OSOPEN\M403_EVB\OPENBIOS directory. In this file, the value after the -n flag of the hbranch command must be changed to the desired 12-digit network address. This address must be a unique 5
6 ethernet address. For new boards, a unique hardware ethernet address must obtained from the controlling authority. FLASH PROGRAMMING WRAPPER CODE Another way to program the binary file into the flash device is by using the wrapper code supplied with the EVB Kit. The source files for this wrapper code are supplied with the kit, and are located in the \OSOPEN\M403_EVB\OPENBIOS\FLASH directory. Using the make utility in this directory, an executable image is created that contains the binary file OPENBIOS.BIN. When this image is executed, the binary file is programmed into the flash memory. If this option is chosen to program the flash, it is not necessary to specify the hardware network address in the make file, since the wrapper code prompts the user to give the opportunity for changing the network address. Since the wrapper code was written for a 128Kb flash device, a few modifications are necessary. These modifications are described in the following section: MODIFYING THE WRAPPER CODE Two files in the \OSOPEN\M403_EVB\OPENBIOS\FLASH directory must be modified to program the OPENBIOS.BIN binary file into a 512Kb flash device: \OSOPEN\M403_EVB\OPENBIOS\FLASH\FLASH.C There are three places where an address counter can count from the start to the end of the flash space. In these cases 128*1024 is used as a comparator. Replace these with 512*1024, or by FLASH_SIZE where FLASH_SIZE is defined as 512*1024. In the flash_vfy routine, the flash contents is verified. Inside this routine, the address 0x7FFE0000 must be changed to 0x7FF This gives the starting address of the flash part. The following #define statements must also be changed: VPD_OFFSET must be defined as 0x7FE00 (instead of 0x1FE00). This is the offset from the start of the flash to the address where the Vital Product Data (VPD) is stored. CONF_ADDR must be defined as 0x7FFE0000 (instead of 0x7FFF8000). This is the starting address of the configuration block. CONF_OFFSET must be defined as 0x60000 (instead of 0x18000). This is the offset from the start of the flash to the configuration address. RMON_OFFSET must be defined as 0x00000 (instead of 0x60000). This is the offset from the start of the flash to the start of the ROM Monitor BIOS code. 6
7 \OSOPEN\M403_EVB\OPENBIOS\FLASH\FLSHPROG.C This file contains code specific to the Am29F Kb flash device. Since the 512Kb Am29F040 is part of the same family, the programming and erase algorithms are the same, and only the following changes are necessary: All the sectors of the flash part should be erased before new code is written. The current code erases only the two top sectors of a 512Kb flash device (from 0xFFFE0000 to the end of the address space). In the flash_prog routine, under the comment heading 512Kb Device. Erase sectors 6 and 7, the code must be modified to erase sectors 0 through 5 as well. This is done by inserting new code as shown below: existing code o (void)outbyte(0x7ff02aaa, 0x55); /* Setup command */ new code o (void)outbyte(0x7ff80000, 0x30); /* Erase Sector 0 */ new code o (void)outbyte(0x7ff90000, 0x30); /* Erase Sector 1 */ new code o (void)outbyte(0x7ffa0000, 0x30); /* Erase Sector 2 */ new code o (void)outbyte(0x7ffb0000, 0x30); /* Erase Sector 3 */ new code o (void)outbyte(0x7ffc0000, 0x30); /* Erase Sector 4 */ new code o (void)outbyte(0x7ffd0000, 0x30); /* Erase Sector 5 */ existing code o (void)outbyte(0x7ffe0000, 0x30); /* Erase Sector 6 */ existing code o (void)outbyte(0x7fff0000, 0x30); /* Erase Sector 7 */ After these erase commands, there are while (1) loops that wait for the erase cycle to complete. The current code only confirms erasing at the two top sectors. It is therefore necessary to insert while (1) loops for the addresses 0x7FF80000, 0x7FF x7FFD0000. This can be done using a for loop, like the one used under the 128Kb Device. Erase sectors 0-7 heading, but with address increments of 0x10000 instead of 0x4000, and a starting address of 0x7FF80000 instead of 0x7FFE0000: for (sectaddr=0x7ff80000;sectaddr<0x7fffffff;sectaddr+=0x10000) { while (1) { if ((inbyte(sectaddr)&0x80)!=0) { break; } if ((inbyte(sectaddr)&0x20)!=0) { if ((inbyte(sectaddr)&0x80)!=0) { break; } else { return(-1); } } } } The two while (1) loops checking addresses 0x7FFE0000 and 0x7FFF0000 can be commented out. 7
8 BUILDING AND EXECUTING THE WRAPPER CODE To program the flash using the wrapper code, the OPENBIOS.BIN file must be incorporated into the executable image file that will program the contents of OPENBIOS.BIN into the flash memory. To do this enter the following commands in the \OSOPEN\M403_EVB\OPENBIOS\FLASH directory: make clean and then make This will produce the image file FLSHBOOT.IMG. This file must now be loaded and executed on the evaluation board. When the image is executing, the user will be prompted on the terminal emulator to give the option to change the hardware address and to cancel the programming if desired. After the execution has completed, the following message appears on the terminal emulator: -Verifying new FLASH Image matches, 0 mismatches Update complete! All done! Three methods to load and execute the FLSHBOOT.IMG image will be discussed: USING RISCWATCH IN JTAG MODE Since it is likely that the 512Kb flash device that must be programmed will be blank, this method must be used to program the device initially. There is a RISCWatch command file in the \OSOPEN\M403_EVB\OPENBIOS\FLASH directory: RW_FLASH.CMD. When this file is executed, the PPC403 processor will be initialized, and the image file FLSHBOOT.IMG will be loaded and executed. This command file can only be used when RISCWatch is running in JTAG mode. Issue the following command to run the RISCWatch command file: exec \osopen\m403_evb\openbios\flash\rw_flash.cmd USING RISCWATCH IN ROM MONITOR MODE This can only be done in the case where the flash device already contains an existing ROM Monitor. Once the RISCWatch debugger is started in ROM Monitor mode, the following must be issued: load image \osopen\m403_evb\openbios\flash\flshboot.img logoff This will load and execute the image. 8
9 USING THE BOOTP SERVER The facilities of the ROM Monitor can used to download applications to the evaluation board. To do this the host workstation must be configured to support the bootp protocol and tftp daemons. This setup is described in the PowerPC Evaluation Board Kit User s Manual. The bootptab file specifies an image file that is loaded and executed upon a bootp request from the ROM Monitor. The FLSHBOOT.IMG file must be copied to this filename and location. To start the process, the board must be reset. The Debugger (option 5 in the ROM Monitor menu) must be disabled, and Ethernet boot source must be enabled. Choose option 0 from the ROM Monitor menu to exit the ROM Monitor. The ROM Monitor will then issue a bootp request. The image file will be loaded and executed. The following is an example of the messages that will appear on the terminal emulator when an image file is loaded and executed in this manner: Debugger: Disabled Enable/disable tests 2 - Enable/disable boot devices 3 - Change IP addresses 4 - Ping test 5 - Toggle ROM monitor debugger 6 - Toggle automatic menu 7 - Display configuration 8 - Save changes to configuration 9 - Set baud rate for s1 boot 0 - Exit menu and continue ->0 Booting from [ENET] Ethernet... Sending bootp request... Loading file "C:\BOOT\BOOT.IMG"... Sending tftp boot request... Transfer Complete... Loaded successfully... Entry point at 0xc0e8... ############### IBM 403 Evaluation Board FLASH Update ################ File OPENBIOS.BIN found in loaded image ROM Monitor Version 8.2 Network Address = 08005AC801F5 Do you wish to change Network Address? (y or n) n 9
10 WARNING: You are about to re-program your ROM Monitor FLASH image. Do NOT turn off power or press reset until this procedure is completed. Otherwise the card may be permanently damaged!!! Do you wish to continue? (y or n)y -Verifying new FLASH Image matches, 0 mismatches Update complete! All done! WARNING: If the flash is programmed with code containing errors, or with code other than a ROM Monitor, the flash cannot be reprogrammed without a flash programmer, or by using RISCWatch in the JTAG mode. UPDATING THE ROM MONITOR SOFTWARE FOR OTHER FLASH DEVICES The erase and programming algorithms in the ROM Monitor were written for the Am29F010 flash. Since the software modifications discussed in this document are for the Am29F040, which is part of the same family, the erase and programming command codes are the same, and it was not necessary to rewrite it. The following files contain code specific to the Am29Fxxx family: \OSOPEN\M403_EVB\OPENBIOS\FLASH\ FLSHPROG.C \OSOPEN\M403_EVB\OPENBIOS\MISCLIB\FLASHPRG.C If a flash device from another family is used, it may be necessary to rewrite the erase and programming routines. The flash memory space chip select and timing configuration is specified in the BR0 register, the control register for memory bank 0. Currently it is set up for a 70ns flash with a maximum size of 1Mb. If a larger or slower flash is used, it will be necessary to change the memory bank setup. The Bank Size (BS) field in BR0 controls the size of the bank, and the Transfer Wait (TWT) field controls the wait states during flash access. For further information refer to the relevant PPC403GC/GA/GCX Embedded Controller User s Manual. CONCLUSION The source code of the PowerPC ROM Monitor is supplied with the EVB. This enables the user to modify it according to his own needs. It was seen that the software can be updated for a larger flash device of 512Kb. It can also be updated for other flash devices of different sizes and speeds. 10
11 International Business Machines Corporation, 1997 All Rights Reserved * Indicates a trademark or registered trademark of the International Business Machines Corporation. ** All other products and company names are trademarks or registered trademarks of their respective holders. IBM and IBM logo are registered trademarks of the International Business Machines Corporation. IBM will continue to enhance products and services as new technologies emerge. Therefore, IBM reserves the right to make changes to its products, other product information, and this publication without prior notice. Please contact your local IBM Microelectronics representative on specific standard configurations and options. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. NO WARRANTIES OF ANY KIND, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE OFFERED IN THIS DOCUMENT. 11
3.1 Connecting to a Router and Basic Configuration
3.1 Connecting to a Router and Basic Configuration Objective This lab will focus on the ability to connect a PC to a router in order to establish a console session and observe the user interface. A console
More informationAPPLICATION NOTE. AT07175: SAM-BA Bootloader for SAM D21. Atmel SAM D21. Introduction. Features
APPLICATION NOTE AT07175: SAM-BA Bootloader for SAM D21 Atmel SAM D21 Introduction Atmel SAM Boot Assistant (Atmel SAM-BA ) allows In-System Programming (ISP) from USB or UART host without any external
More informationBootloader with AES Encryption
...the world's most energy friendly microcontrollers Bootloader with AES Encryption AN0060 - Application Note Introduction This application note describes the implementation of a bootloader capable of
More informationProduction Flash Programming Best Practices for Kinetis K- and L-series MCUs
Freescale Semiconductor Document Number:AN4835 Application Note Rev 1, 05/2014 Production Flash Programming Best Practices for Kinetis K- and L-series MCUs by: Melissa Hunter 1 Introduction This application
More informationApplication Development Kit for Android Installation Guide
Application Development Kit for Android Installation Guide 90001280_B 3/12/2012 2012 Digi International Inc. All rights reserved. Digi, Digi International, the Digi logo, the Digi website, a Digi International
More informationProgramming Flash Microcontrollers through the Controller Area Network (CAN) Interface
Programming Flash Microcontrollers through the Controller Area Network (CAN) Interface Application te Programming Flash Microcontrollers through the Controller Area Network (CAN) Interface Abstract This
More informationROM Monitor. Entering the ROM Monitor APPENDIX
APPENDIX B This appendix describes the Cisco router ROM monitor (also called the bootstrap program). The ROM monitor firmware runs when the router is powered up or reset. The firmware helps to initialize
More informationCCNA 2 Chapter 5. Managing Cisco IOS Software
1 CCNA 2 Chapter 5 Managing Cisco IOS Software The default source for Cisco IOS Software depends on the hardware platform; most commonly, though, the router looks to the configuration commands that are
More informationAN10860_1. Contact information. NXP Semiconductors. LPC313x NAND flash data and bad block management
Rev. 01 11 August 2009 Application note Document information Info Keywords Abstract Content LPC3130 LPC3131 LPC313x LPC313X LPC3153 LPC3154 LPC3141 LPC3142 LPC31XX LPC31xx Linux kernel Apex boot loader
More informationIntel Management Engine BIOS Extension (Intel MEBX) User s Guide
Intel Management Engine BIOS Extension (Intel MEBX) User s Guide User s Guide For systems based on Intel B75 Chipset August 2012 Revision 1.0 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH
More informationIntel Rapid Storage Technology
Intel Rapid Storage Technology User Guide August 2011 Revision 1.0 1 Document Number: XXXXXX INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
More informationExeba -ATS. User Guide. Escan Technologies Corporation
Escan Technologies Corporation Exeba -ATS User Guide Escan Technologies Corp. 12140 Severn Way Riverside, CA 92503 Phone (909) 270-0043 Fax (909) 270-0920 1 ESCAN TECHNOLOGIES CORPORATION Exeba -ATS User
More informationAN10866 LPC1700 secondary USB bootloader
Rev. 2 21 September 2010 Application note Document information Info Content Keywords LPC1700, Secondary USB Bootloader, ISP, IAP Abstract This application note describes how to add a custom secondary USB
More informationAN3354 Application note
Application note STM32F105/107 in-application programming using a USB host 1 Introduction An important requirement for most Flash-memory-based systems is the ability to update firmware installed in the
More informationSection 5: Installing the Print Driver
Section 5: Installing the Print Driver In This Section Print Driver Installation for USB Connection Using the Ethernet Connection and a Crossover Cable Print Driver: The Epilog print driver is the software
More informationIntel RAID Controller Troubleshooting Guide
Intel RAID Controller Troubleshooting Guide A Guide for Technically Qualified Assemblers of Intel Identified Subassemblies/Products Intel order number C18781-001 September 2, 2002 Revision History Troubleshooting
More informationTable of Contents. ARM Evaluation Board (AEB-1) Welcome Guide ARM DGI 0005D. Proprietary Notice
Proprietary Notice ARM and the ARM Powered logo are registered trademarks of ARM Limited. Angel, EmbeddedICE, and Multi-ICE are unregistered trademarks of ARM Limited. All other products or services mentioned
More informationQuick Start Tutorial. Using the TASKING* Software Development Tools with the Intel 8x930 Family Evaluation Board
Quick Start Tutorial Using the TASKING* Software Development Tools with the Intel 8x930 Family Evaluation Board This explains how to use the TASKING Microsoft* Windows*-based software development tools
More informationRemote Supervisor Adapter II. Installation Instructions for Linux Users
Remote Superisor Adapter II Installation Instructions for Linux Users Remote Superisor Adapter II Installation Instructions for Linux Users Third Edition (October 2003) Copyright International Business
More informationTechnical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview
Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand
More informationUnderstanding PIC WEB boards and how to use Microchip's TCP-IP Stack. Rev.A, April 2008. Copyright(c) 2008, OLIMEX Ltd, All rights reserved
Understanding PIC WEB boards and how to use Microchip's TCP-IP Stack Rev.A, April 2008 Copyright(c) 2008, OLIMEX Ltd, All rights reserved INTRODUCTION: The PIC-WEB family of boards are development boards
More informationUsing the HCS12 Serial Monitor on Wytec Dragon-12 boards. Using Motorola s HCS12 Serial Monitor on Wytec s Dragon-12 boards
Using Motorola s HCS12 Serial Monitor on Wytec s Dragon-12 boards Wytec s Dragon-12 development boards are pre-installed with DBug-12, a small monitor program which allows a user to interact with the board
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationUsing the Kinetis Security and Flash Protection Features
Freescale Semiconductor Document Number:AN4507 Application Note Rev. 1, 6/2012 Using the Kinetis Security and Flash Protection Features by: Melissa Hunter Automotive and Industrial Solutions Group 1 Introduction
More informationCommand Line Interface User Guide for Intel Server Management Software
Command Line Interface User Guide for Intel Server Management Software Legal Information Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel
More informationML310 VxWorks QuickStart Tutorial. Note: Screen shots in this acrobat file appear best when Acrobat Magnification is set to 133.3%
ML30 VxWorks QuickStart Tutorial Note: Screen shots in this acrobat file appear best when Acrobat Magnification is set to 33.3% Overview Setup Boot ROM with VxWorks Hardware and Software ACE file Target
More informationUG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS
APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS This document provides an overview of the toolchain used to develop, build, and deploy EmberZNet and Silicon Labs Thread applications, and discusses some additional
More informationSKP16C62P Tutorial 1 Software Development Process using HEW. Renesas Technology America Inc.
SKP16C62P Tutorial 1 Software Development Process using HEW Renesas Technology America Inc. 1 Overview The following tutorial is a brief introduction on how to develop and debug programs using HEW (Highperformance
More informationField Alert - FA20030025B
FA20030025B August, 2003 Nomenclature: Harmony Network Communications Coupler Subject: Firmware upgrade instructions The firmware in the HNCC is flash firmware. As new releases come out, the firmware will
More informationDell Statistica 13.0. Statistica Enterprise Installation Instructions
Dell Statistica 13.0 2015 Dell Inc. ALL RIGHTS RESERVED. This guide contains proprietary information protected by copyright. The software described in this guide is furnished under a software license or
More informationLoad Balancing ContentKeeper With RadWare
Load Balancing ContentKeeper With RadWare The RadWare Fireproof may be used with ContentKeeper to provide load balanced and redundant Internet content filtering for your network. The RadWare FireProof
More informationDatabase Binary Backup PC Utility
Database Binary Backup PC Utility Reference Manual (Version 3.xx) DRAFT 2 The flexible way to communicate The information contained in this document is proprietary and is subject to all relevant copyright,
More informationIBM Client Security Solutions. Client Security User's Guide
IBM Client Security Solutions Client Security User's Guide December 1999 1 Before using this information and the product it supports, be sure to read Appendix B - Notices and Trademarks, on page 22. First
More informationVERITAS Backup Exec TM 10.0 for Windows Servers
VERITAS Backup Exec TM 10.0 for Windows Servers Quick Installation Guide N134418 July 2004 Disclaimer The information contained in this publication is subject to change without notice. VERITAS Software
More informationHP Security Modules. Software Upgrade Guide. Part number: 5998-2259 Document version: 6PW103-20130314
HP Security Modules Software Upgrade Guide Part number: 5998-2259 Document version: 6PW103-20130314 Legal and notice information Copyright 2013 Hewlett-Packard Development Company, L.P. No part of this
More informationInstallation Guide. Wyse S Class Conversion to ThinOS. Wyse Simple Imager TM Release 2.0.2. Issue: 092611 PN: 883887-04L Rev. C
Installation Guide Wyse S Class Conversion to ThinOS Wyse Simple Imager TM Release 2.0.2 Issue: 092611 PN: 883887-04L Rev. C Copyright Notices 2011, Wyse Technology Inc. All rights reserved. This manual
More informationDebugging Network Communications. 1 Check the Network Cabling
Debugging Network Communications Situation: you have a computer and your NetBurner device on a network, but you cannot communicate between the two. This application note provides a set of debugging steps
More informationDecember 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics:
Excalibur Web Server Demonstration December 2002, ver. 1.0 Application Note 285 Introduction This document describes the Excalibur web server demonstration design and includes the following topics: Design
More informationRSA ACE/Agent 5.2 for UNIX Installation and Configuration Guide
RSA ACE/Agent 5.2 for UNIX Installation and Configuration Guide Contact Information See our web sites for regional Customer Support telephone and fax numbers. RSA Security Inc. RSA Security Ireland Limited
More informationImplementing a Data Logger with Spansion SPI Flash
MultiMotor Series Implementing a Data Logger with Spansion SPI Flash AN036001-0513 Abstract This application note shows how to implement a data logger to record persistence data for future analysis. The
More informationApplication Report. Jim Patterson... Americas Field Applications
Application Report SLAA341 November 2006 A Flash Monitor for the MSP430 Jim Patterson... Americas Field Applications ABSTRACT A small monitor program for the MSP430F1xx and MSP430F4xx microcontrollers
More informationGuest PC. for Mac OS X. User Guide. Version 1.6. Copyright 1996-2005 Lismore Software Systems, Ltd. All rights reserved.
Guest PC for Mac OS X Version 1.6 User Guide Copyright 1996-2005 Lismore Software Systems, Ltd. All rights reserved. Table of Contents About Guest PC... 1 About your Virtual Computer... 1 Creating a Virtual
More informationHow to Run the MQX RTOS on Various RAM Memories for i.mx 6SoloX
Freescale Semiconductor, Inc. Document Number: AN5127 Application Note Rev. 1, 05/2015 How to Run the MQX RTOS on Various RAM Memories for i.mx 6SoloX 1 Introduction This document describes how to customize
More informationBackup and Recovery Procedures
CHAPTER 10 This chapter provides Content Distribution Manager database backup and ACNS software recovery procedures. This chapter contains the following sections: Performing Backup and Restore Operations
More informationApplication Note: AN00141 xcore-xa - Application Development
Application Note: AN00141 xcore-xa - Application Development This application note shows how to create a simple example which targets the XMOS xcore-xa device and demonstrates how to build and run this
More informationUSBSPYDER08 Discovery Kit for Freescale MC9RS08KA, MC9S08QD and MC9S08QG Microcontrollers User s Manual
USBSPYDER08 Discovery Kit for Freescale MC9RS08KA, MC9S08QD and MC9S08QG Microcontrollers User s Manual Copyright 2007 SofTec Microsystems DC01197 We want your feedback! SofTec Microsystems is always on
More information================================================================
==== ==== ================================================================ DR 6502 AER 201S Engineering Design 6502 Execution Simulator ================================================================
More informationDevice Installer User Guide
Device Installer User Guide Part Number 900-325 Revision B 12/08 Table Of Contents 1. Overview... 1 2. Devices... 2 Choose the Network Adapter for Communication... 2 Search for All Devices on the Network...
More information#65 4GHGTGPEG")WKFG #FXCPEGF"6GTOKPCN"5QHVYCTG 8GTUKQP"502 HQT"%QPVTQNNGT/#% Catalog # 100123 Rev.02
#65 #FXCPEGF"6GTOKPCN"5QHVYCTG 8GTUKQP"502 HQT"%QPVTQNNGT/#% 4GHGTGPEG")WKFG Catalog # 100123 Rev.02 &RS\ULJKWý ý ýìääçñýìääåýe\ý(vkhgý5rerwhfýõìäåëôý/lplwhgï 2FWREHUýìääåýõ3')ýYHUVLRQô &DWDORJýúìííìëêý5HYïíë
More informationVinNOW-TSYS Integration Setup
VinNOW-TSYS Integration Setup Once your account is established with TSYS, and installation appoint should have been arranged. If not, contact your sales representative as these steps should be done for
More informationDigitally Signed Cisco Software
Digitally Signed Cisco Software Last Updated: January 16, 2013 The Digitally Signed Cisco Software feature describes how to identify digitally signed Cisco software, gather software authentication information
More informationFile Transfers. Contents
A File Transfers Contents Overview..................................................... A-2................................... A-2 General Switch Software Download Rules..................... A-3 Using
More informationNAND Flash Memories. Using Linux MTD compatible mode. on ELNEC Universal Device Programmers. (Quick Guide)
NAND Flash Memories Using Linux MTD compatible mode on ELNEC Universal Device Programmers (Quick Guide) Application Note April 2012 an_elnec_linux_mtd, version 1.04 Version 1.04/04.2012 Page 1 of 16 As
More informationQSG105 GETTING STARTED WITH SILICON LABS WIRELESS NETWORKING SOFTWARE
GETTING STARTED WITH SILICON LABS WIRELESS NETWORKING SOFTWARE This quick start guide provides basic information on configuring, building, and installing applications using the Thread, EmberZNet RF4CE,
More informationHoneywell Internet Connection Module
Honeywell Internet Connection Module Setup Guide Version 1.0 - Page 1 of 18 - ICM Setup Guide Technical Support Setup - Guide Table of Contents Introduction... 3 Network Setup and Configuration... 4 Setting
More informationRMHost Unix Installation Notes
RMHost Unix Installation Notes Copyright 2000 Proprietary Notice Contents Words and logos marked with or are registered trademarks or trademarks owned by ARM Limited, except as otherwise stated below in
More informationCentralize AIX LPAR and Server Management With NIM
Page 1 of 6 close window Print Centralize AIX LPAR and Server Management With NIM June July 2009 by Jaqui Lynch Available Downloads: Code Sample 1 Code Sample 2 NIM Resources In a previous article, Simplifying
More informationBacking Up and Restoring Data
Backing Up and Restoring Data Cisco Unity Express backup and restore functions use an FTP server to store and retrieve data. The backup function copies the files from the Cisco Unity Express application
More informationSoftware User Guide UG-461
Software User Guide UG-461 One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com ezlinx icoupler Isolated Interface Development Environment
More informationHP VMware ESXi 5.0 and Updates Getting Started Guide
HP VMware ESXi 5.0 and Updates Getting Started Guide Abstract This guide is intended to provide setup information for HP VMware ESXi. HP Part Number: 616896-002 Published: August 2011 Edition: 1 Copyright
More informationUsing HiTOP with the HOT16x Hands-On Training Materials
HOT16x-4 An Add-On to the HOT16x Hands-On Training Materials for the C166 Family using the HiTOP Debugger (from Hitex; plus DAvE, the kitcon-16x Starter Kit, the Keil or Tasking C-Compiler, and an oscilloscope)
More information_ v1.0. EVB-56x Evaluation & Development Kit for Motorola PowerPC MPC56x Microcontrollers USERS MANUAL. isystem, February 2003 1/8.
_ v1.0 USERS MANUAL EVB-56x Evaluation & Development Kit for Motorola PowerPC MPC56x Microcontrollers EVB-563 EVB-565 Ordering code ITMPC563 ITMPC565 Copyright 2003 isystem, GmbH. All rights reserved.
More informationOut-of-Band Management Reference
www.novell.com/documentation Out-of-Band Management Reference ZENworks 11 Support Pack 3 Beta February 2014 Legal Notices Novell, Inc., makes no representations or warranties with respect to the contents
More informationLab 3 Routing Information Protocol (RIPv1) on a Cisco Router Network
Lab 3 Routing Information Protocol (RIPv1) on a Cisco Router Network CMPE 150 Fall 2005 Introduction Today you are going to be thrown into using Cisco s Internetwork Operating System (IOS) to configure
More informationSymantec Backup Exec 2010 R2. Quick Installation Guide
Symantec Backup Exec 2010 R2 Quick Installation Guide 20047221 The software described in this book is furnished under a license agreement and may be used only in accordance with the terms of the agreement.
More informationInstallation Guide. Wyse VX0LE Conversion to ThinOS. Wyse Simple Imager TM Release 2.0.2 Wyse Device Manager TM Release 4.8.5
Installation Guide Wyse VX0LE Conversion to ThinOS Wyse Simple Imager TM Release 2.0.2 Wyse Device Manager TM Release 4.8.5 Issue: 070111 PN: 883887-05L Rev. B Copyright Notices 2011, Wyse Technology Inc.
More informationImation Clip USB 2.0 Flash Drive. Imation Drive Manager Software. User s Manual
Imation Clip USB 2.0 Flash Drive Imation Drive Manager Software User s Manual Contents Introduction... 3 Features... 3 System Requirements... 4 Handling and Operating Recommendations... 4 Driver Installation...
More informationVERITAS Backup Exec 9.1 for Windows Servers Quick Installation Guide
VERITAS Backup Exec 9.1 for Windows Servers Quick Installation Guide N109548 Disclaimer The information contained in this publication is subject to change without notice. VERITAS Software Corporation makes
More informationHP Point of Sale (POS) Peripherals Configuration Guide ap5000 VFD Windows (non-opos)
HP Point of Sale (POS) Peripherals Configuration Guide ap5000 VFD Windows (non-opos) Document Version 3.23 November 2010 1 Copyright 2007-2010 Hewlett-Packard Development Company, L.P. The information
More information- Advanced IOS Functions -
1 The Configuration Register - Advanced IOS Functions - The configuration register (config-register) is a hexadecimal value that controls various aspects of how a router boots, including: Baud Rate Boot
More informationIntel RAID Software v6.x (and newer) Upgrade/Installation Procedures
Intel RAID Software v6.x (and newer) Upgrade/Installation Procedures For Intel Server RAID Controller U3-1 and Intel Server RAID Controller U3-1L Revision 1.1 12/21/01 Date Rev Modifications 12/21/01 1.1
More information8051 MICROCONTROLLER COURSE
8051 MICROCONTROLLER COURSE Objective: 1. Familiarization with different types of Microcontroller 2. To know 8051 microcontroller in detail 3. Programming and Interfacing 8051 microcontroller Prerequisites:
More informationAN3155 Application note
Application note USART protocol used in the STM32 bootloader Introduction This application note describes the USART protocol used in the STM32 microcontroller bootloader. It details each supported command.
More informationIntroduction to Windows Server 2016 Nested Virtualization
Front cover Introduction to Windows Server 2016 Nested Virtualization Introduces this new feature of Microsoft Windows Server 2016 Describes the steps how to implement nested virtualization Demonstrates
More informationCodeWarrior Development Studio for Freescale S12(X) Microcontrollers Quick Start
CodeWarrior Development Studio for Freescale S12(X) Microcontrollers Quick Start SYSTEM REQUIREMENTS Hardware Operating System Disk Space PC with 1 GHz Intel Pentum -compatible processor 512 MB of RAM
More informationHow To Add A Usb Secondary Ipo Bootloader To An Lpc23Xx Flash Device To A Flash Device
Rev. 01 16 October 2008 Application note Document information Info Keywords Abstract Content LPC23xx, Secondary ISP Bootloader, Bootloader, USB This application note describes how to add custom USB secondary
More informationSLC 5/05 Processors Firmware/Operating System ControlFLASH Upgrade
Installation Instructions SLC 5/05 Processors Firmware/Operating System ControlFLASH Upgrade Catalog Numbers 1747-DU501 Topic Page System Requirements 3 Install ControlFLASH 3 Prior to Running ControlFLASH
More informationWhite Paper Using the Intel Flash Memory-Based EPC4, EPC8 & EPC16 Devices
White Paper Introduction Altera enhanced configuration devices provide single-device, advanced configuration solutions for high-density Altera FPGAs. The core of an enhanced configuration device is divided
More informationSymantec Backup Exec TM 11d for Windows Servers. Quick Installation Guide
Symantec Backup Exec TM 11d for Windows Servers Quick Installation Guide September 2006 Symantec Legal Notice Copyright 2006 Symantec Corporation. All rights reserved. Symantec, Backup Exec, and the Symantec
More informationPSoC Programmer Release Notes
PSoC Programmer Release Notes Version 3.16.1 Release Date: November 1, 2012 Thank you for your interest in the PSoC Programmer. The release notes lists all the new features, installation requirements,
More informationHP Embedded SATA RAID Controller
HP Embedded SATA RAID Controller User Guide Part number: 433600-001 First Edition: June 2006 Legal notices Copyright 2006 Hewlett-Packard Development Company, L.P. The information contained herein is subject
More informationPassword Recovery Procedure for the Cisco 3600 and 3800 Series Routers
Password Recovery Procedure for the Cisco 3600 and 3800 Series Routers Document ID: 22189 Contents Introduction Prerequisites Requirements Components Used Related Products Conventions Step by Step Procedure
More informationIBM Security QRadar Version 7.2.0. Installing QRadar with a Bootable USB Flash-drive Technical Note
IBM Security QRadar Version 7.2.0 Installing QRadar with a Bootable USB Flash-drive Technical Note Note: Before using this information and the product that it supports, read the information in Notices
More informationSP8 Programmers 硕 飞 科 技. User's Guide. TEL: 0755-8486 7757 FAX: 0755-8486 7941 WEB: www.sofi-tech.com
硕 飞 科 技 SP8 Programmers User's Guide SHENZHEN SOFI TECHNOLOGY CO.,LTD. TEL: 0755-8486 7757 FAX: 0755-8486 7941 WEB: www.sofi-tech.com Publication Release Date: August 2011 Revision A1 Contents Chapter
More informationKeep it Simple Timing
Keep it Simple Timing Support... 1 Introduction... 2 Turn On and Go... 3 Start Clock for Orienteering... 3 Pre Start Clock for Orienteering... 3 Real Time / Finish Clock... 3 Timer Clock... 4 Configuring
More informationLizard Standalone Mode Guide Version 1.0:
Lizard Standalone Mode Guide Version 1.0: SECTION 1. DESCRIPTION The standalone Mode in Lizard will allow you go totally on the road, without having to carry a computer with you. The wiring for it its
More informationUsing C to Access Data Stored in Program Space Memory on the TMS320C24x DSP
Application Report SPRA380 April 2002 Using C to Access Data Stored in Program Space Memory on the TMS320C24x DSP David M. Alter DSP Applications - Semiconductor Group ABSTRACT Efficient utilization of
More informationSystem i and System p. Customer service, support, and troubleshooting
System i and System p Customer service, support, and troubleshooting System i and System p Customer service, support, and troubleshooting Note Before using this information and the product it supports,
More informationFall 2009. Lecture 1. Operating Systems: Configuration & Use CIS345. Introduction to Operating Systems. Mostafa Z. Ali. mzali@just.edu.
Fall 2009 Lecture 1 Operating Systems: Configuration & Use CIS345 Introduction to Operating Systems Mostafa Z. Ali mzali@just.edu.jo 1-1 Chapter 1 Introduction to Operating Systems An Overview of Microcomputers
More information10 STEPS TO YOUR FIRST QNX PROGRAM. QUICKSTART GUIDE Second Edition
10 STEPS TO YOUR FIRST QNX PROGRAM QUICKSTART GUIDE Second Edition QNX QUICKSTART GUIDE A guide to help you install and configure the QNX Momentics tools and the QNX Neutrino operating system, so you can
More informationVicon Flash Upgrade Software
INSTRUCTION MANUAL Notes Refer to XX134 NO. XX134-13-01 REV. 1212 Vicon Flash Upgrade Software It is possible to upgrade software for the SurveyorVFT and Surveyor -Mini Camera Domes through a PC using
More informationTotalShredder USB. User s Guide
TotalShredder USB User s Guide Copyright Notice No part of this publication may be copied, transmitted, stored in a retrieval system or translated into any language in any form or by any means without
More informationSTSW-IDW002. Hands-On Training for SPWF01SC and SPWF01SA Wi-Fi modules. Features. Description
Hands-On Training for SPWF01SC and SPWF01SA Wi-Fi modules Data brief Features Hands-On Training to evaluate and learn the SPWF01Sx series of Wi-Fi modules on reference designs such as the X-NUCLEO- IDW01M1
More informationInstallation Guide. Wyse R Class Conversion to Xenith Pro. Wyse USB Firmware Tool TM Release 1.18 Products: R10L, R50L, R90L, R90LW, R90L7
Installation Guide Wyse R Class Conversion to Xenith Pro Wyse USB Firmware Tool TM Release 1.18 Products: R10L, R50L, R90L, R90LW, R90L7 Issue: 031213 PN: 883887-30L Rev. B Copyright Notices 2013, Wyse
More informationDell Statistica. Statistica Document Management System (SDMS) Requirements
Dell Statistica Statistica Document Management System (SDMS) Requirements 2014 Dell Inc. ALL RIGHTS RESERVED. This guide contains proprietary information protected by copyright. The software described
More information[HOW TO RECOVER AN INFINITI/EVOLUTION MODEM IDX3.0.0.0] 1
[HOW TO RECOVER AN INFINITI/EVOLUTION MODEM IDX3.0.0.0] 1 How to Recover an infiniti/evolution Modem Software Reference idx 3.0.0.0 (12.0.0.0) Updated: November 17 th 2011 Overview Recovery Procedures
More informationIn-System Programmer USER MANUAL RN-ISP-UM RN-WIFLYCR-UM-.01. www.rovingnetworks.com 1
RN-WIFLYCR-UM-.01 RN-ISP-UM In-System Programmer 2012 Roving Networks. All rights reserved. Version 1.1 1/19/2012 USER MANUAL www.rovingnetworks.com 1 OVERVIEW You use Roving Networks In-System-Programmer
More information13. Publishing Component Information to Embedded Software
February 2011 NII52018-10.1.0 13. Publishing Component Information to Embedded Software NII52018-10.1.0 This document describes how to publish SOPC Builder component information for embedded software tools.
More informationChapter 4 System Unit Components. Discovering Computers 2012. Your Interactive Guide to the Digital World
Chapter 4 System Unit Components Discovering Computers 2012 Your Interactive Guide to the Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook
More information