Implementation of a Wimedia UWB Media Access Controller
|
|
- Moris Henderson
- 8 years ago
- Views:
Transcription
1 Implementation of a Wimedia UWB Media Access Controller Hans-Joachim Gelke Institute of Embedded Systems Zurich University of Applied Sciences Technikumstrasse 20/22 CH-8401,Winterthur, Switzerland hans.gelke@zhaw.ch ABSTRACT Wireless Ultra-Wideband Technology intends to replace the wide spread USB cable. Thanks to high data rates above 300 Mbit/s it is also suitable to transmit uncompressed video streams point to point. A digital Endoscope, with which physicians examine bodily cavities, avoids the constraining cables through wireless transmission. The prototype, which is based on a micro controller with mask programmable transistor array, transmits in the lab through a 30 cm brick wall. Keywords UWB, Ultra-Wideband, WiMedia, Endoscope, ECMA INTRODUCTION 1.1 Background Ultra Wide Band (UWB), a wireless transmission technology for high bandwidth ( Mb/s), short range (10-50m), slowly finds its way into mainstream PC. The semiconductor market focuses mainly on replacing the USB cable with UWB technology, which implies that most commercially available UWB chips are geared toward Wireless-USB hubs or PCI bus hosts. However, there are many other niche applications, for which this technology is ideally suited for. e.g. uncompressed video streaming, wireless automation or medical instrumentation. This paper describes a WiMedia compliant UWB Media Access Controller (MAC) realized with an Atmel Customizable Application Processor (CAP). This micro controller consists, besides the well known standard ARM9 peripherals like USB and A/D converters, of a mask programmable transistor array, which can be used to implement the UWB MAC. The customer programming area of this particular Atmel micro controller makes it equivalent to a mask programmable ASIC. UWB protocol handling is completely controlled by software and such the hardware design could be kept as simple as possible. Software also controls the MAC configuration as host or device (receiver or transmitter); this means that the same mask programmable SoC can be used in the receiver and the transmitter. The MAC interfaces to a UWBtransceiver module according to the ECMA-368 MAC-PHY interface standard. Data rates of up to 355 Mb/s, utilizing isochronous data transfers, can be achieved. 1.2 Endoscope for Gastroenterology Figure 1: Endoscope for Gastroenterology In order to examine body cavities, physicians use so called endoscopes, which are available in flexible and rigid versions (see picture 1). Flexible Endoscopes do have a long and thin tube, which will be introduced to the body of the patient. The tube contains a light conductor for the light source and an optical pipe for the image. Through an ocular at the end of the endoscope, the physician is able to view the images. The low efficiency of the light conductor makes it necessary to use a high output light source, which is connected to the hand grip of the endoscope with another light condufctor. New LED light sources and miniature CMOS cameras allow placement right on the tip of the endoscope tube. This way the expensive optical pipe to be replaced with copper wires. Additionally, the image must not be viewed through the ocular anymore, but can be displayed on a Monitor and even recorded electronically. A further advantage is, that the image can now be transmitted wireless to the monitor. This way, the system has no constraints anymore and can be handled more easily by the physician. The prototype of such a wireless system was realized in co-
2 operation with Brütsch Electronics ( and the Institute of Embedded Systems at Zurich University of Applied Sciences in Switzerland. 1.3 Camera Architecture NTSC Camera Microcontroller User- Light controll Digital Video I2C PWM SDRAM SDRAM Controller UWB MAC A/D PWM UWB PHY Battery Charger Figure 2: Block diagram of UWB camera For reasons of picture quality and avoidance of distortions, it has been decided, that the transmission should be digital. For the comfort of the physician, movements of the object should appear on the screen with little delay, which implies that the video signal may not pass through compression circuits or extensive layer stacks. Due to the high bandwidth requirements (166Mbit/s for a picture in NTSC quality) and the operating range of the near field (1-10m), UWB is the suitable transmission media for this instrument. The video sensor is a CMOS type geared toward medical applications in regards to picture quality and physical size. In order to compensate for data rate fluctuations on the transmit path, the image is captured in a frame store before being sent to the UWB MAC. A tightly coupled micro controller bus (Advanced Host Bus) between the UWB MAC and the micro controller allows most UWB functions, like beacon generation, to be software supported. The UWB unit consists of a UWB Transceiver (UWB PHY) and the UWB streaming Media Access Controller. Since the camera unit is battery powered, care must be taken to keep power consumption to a minimum, such that the system can be operated at least 2 hours on one battery charge. The battery charging system is controlled by the micro controller as well. 1.4 Main Principle of the UWB Streaming MAC Memory Firmware UWB MAC Fast User Data Path Scheduler Figure 3: Data flow of UWB MAC UWB PHY User data (mainly video content) and the tables required for UWB network management are contained in memory. This memory could be internal to the MAC ASIC, or bulk memory outside of the MAC device. To provide a continuous data flow from the data source (camera) to the destination (display), the UWB MAC utilizes isochronous data streaming. To reach this goal, a concept consisting of a fast user data path and a scheduler was developed. (Figure 3 Fast User Data Path formats the data stream according to the UWB protocol defined in the ECMA-368 standard. A scheduler, controlled by the firmware, sends the packets to the UWB-Transceiver according to the UWB MAC timing requirements. This way, the non time critical functions like network management and resource negotiation, between the MAC on the camera side and the MAC on the display side can be implemented in the firmware of the micro controller. The Fast User Data Path and the scheduler need to be implemented in hardware. In addition to classic MAC layer functionality, the firmware also provides simple link control functionality for point to point transfers like opening a connection with the display device and specifying the desired bandwidth. 1.5 Firmware Beacon Processing UWB transmission is organized in super frames (see Figure 4). A super frame is divided in Beacon Period (BP) and payload. Beacons and payload occupy 256 Medium Access Slots of the super frame. Starting at the end of the beacon period, the firmware processes the received beacons and calculates its own beacon for the next super frame. Radio BP own beacon A: Calculates Answer target beacon Superframe A B [n-1] A B time Superframe [n] B: Interprets Figure 5: Device responds to a Beacon Request Figure 5 shows the Beacon Processing of two devices A and B during two super frames. Both devices send Beacons during the beacon period (BP) of each super frame[4]. During the time the payload of super frame[n-1] is transmitted, the firmware of device-a processes the beacon information element sent by device-b. At the time super frame[n-1] has finished transmitting, the firmware completed the information for device-b, which appears in the Beacon Information Element (IE) for device-a in super frame [n]. Figure 6 (see top of next page) shows a communication cycle between device-a and -B. The Application of device-a makes a request to device B. Within SF[n-1] the firmware of device-a generates the Beacon IE request. The request will be transmitted in the BP of SF[n]. Device-B receives this beacon and calculates its answer in the data period SF[n]. The beacon received in SF[n+1] can now be interpreted by device-a.
3 Figure 4: UWB Superframe with 256 Media Access Slots BP own beacon target beacon time Radio A B Superframe [n-1] A B Superframe [n] A B Superframe [n+1] Application Request A: Application Request B: Calculating Answer A: Interpret Answer Calculate Beacon For Superframe n Other Device Reacts Process Answer to Request Figure 6: Device A requests data from device B
4 2. IMPLEMENTATION 2.1 Overview Since the device is battery operated, power consumption becomes an issue. As described in Section 1.3, the architecture of the MAC requires a tight coupling between scheduler and micro controller. The CMOS sensor is controlled by a I2C bus, and the battery management requires A/D converters and a Pulse Width Modulator (PWM). Parts count should be reduced to a minimum, since everything has to fit into the handle of the endoscope. Therefore a standard cell ASIC would be the obvious choice; however predicted volumes don t justify the development costs. For these reasons, the Atmel CAP, an ARM based micro controller with mask programmable custom logic, combining high integration, low NRE, low parts cost and low power, is a feasible solution for this application. The following chapter describes the implementation of the UWB MAC fitted to the architecture of the Atmel CAP. Figure 7 shows the Block Diagram of the AT91CAP9. The UWB MAC is implemented in the user metal programmable block, which is connected to the ARM9 through a 6- layer matrix. To take advantage of cheap bulk memory, the RAM for Data and UWB management (see also section 1.4) is located external to the micro controller and connected to the EBI interface. Micro controller External Bus s are designed to allow the connection of many different Memory Types like DDRAM, Mobile SDRAM, and so on. On the other hand, memory that must be accessed without delay, like the data buffer in the RX/TX logic, the tightly coupled SRAM or dual ported RAM on the Micro controller can be used. Master RXn Endpoint RX0 Endpoint TXn Endpoint TX0 Endpoint RX_STREAM Acknowledge TX_STREAM RX/TX Logic or memory area requires an endpoint. The endpoints can be directed to any address in the memory area. The MAC PHY () is the interface to the UWB physical layer; it complies with the ECMA-369 standard, such that any UWB transceiver, which complies to this standard, may be connected. [2]. The scheduler is responsible for the timing according to ECMA-368. It controlls the flow of the data between Memory and transceiver interface, as well as the timing of the super frames. It receives the information, as of when the network can be accessed, by the Network Allocation vector (NAV), an instruction table a timing calculator and a timer. The timing calculator calculates frame -size and -duration. To offload the, scheduler access to registers and tables is done via the Advanced Peripheral Bus (APB). 2.2 TX Data Stream The TX data stream (see Fig. 9)is a high speed data path for all frames sent from the application to the UWB-transceiver. The TX- Master acts like a DMA between the and the RX/TX Logic. Data transfers are initiated from the scheduler. When the bus is granted, the Master begins a sequential burst transfer and the TX master begins reading from the memory buffer and transfers the data to the buffer of the RX/TX Logic [3]. Burst size, start address, direction and wrap boundaries are provided by the TX endpoint. When transfers are pending on both, the RX Master and the TX master, the TX master has the priority. Header and status information is supplied by the Status/Header RAM, which is part of the tightly coupled memory blocks of the Micro controller. The TX-Endpoint updates the MAC Header Fields according to its own configuration and the information provided by the fragmentation logic(not shown). The RX/TX logic is responsible for updating the PHY header fields according to the scheduler (For information contained in the MAC and PHY header fields see [1]). APB APB Slave Timing Calculation Scheduler Instruction Table Network Allocation Vector Timer Synchronisation Beacon Interpretation to Arbiter TX Master Master Config. Status / Header RAM TXn Endpoint RX/TX Logic Figure 8: Block Diagram des UWB MAC Figure 8 shows a conceptual overview of the UWBMAC architecture. The top half of the picture shows the fast data path between the MAC-PHY () and the Advanced Host Bus () of the micro controller. The lower half of Figure 8 shows the synchronizing of the frames and control of the -Timing. External Memory lookups are performed via the RX- and TX-Endpoints. Each endpoint contains an address pointer, which determines the start address and end address of the memory location addressed by the master. Each table Scheduler/ Fragmentation Figure 9: TX Data Stream with Endpoint 2.3 RX Data Stream Figure 10 shows the RX data stream is a high speed data path for all s received by the UWB-transceiver and sent to the application. When the RX/TX Logic receives a from the UWB-transceiver, it will be stored in an internal buffer(tightly coupled RAM of Micro controller) until it is determined that the frame is addressed to this device and the CRC32 matches. If this is the case,
5 Figure 7: Blockdiagramm of CAP9
6 the RX/TX Logic signals the scheduler a newly available frame. The RX control gets frame information like UWB-address, endpoint status and configuration from the header of the newly received frame and hands it over to the RX end point. The Filter/Configuration RAM of the end point converts this into destination address and burst size. After wards the RX end point configures the RX master, which transfers the data in the external memory of the Micro controller. to Arbiter RX Master Master Config. Filter / Config RAM RXn Endpoint Rx/Tx Logic Figure 10: RX Data Stream with Endpoints 3. CONCLUSION The prototype is equipped with the RTU7010 UWB PHY evaluation module from Realtek, which covers UWB band 1. At a brutto data rate of 320Mbits and at a distance of 3m, bit error rates of % could be achieved. The transmission is also able to pass through a 30cm brick wall without degradation. Humans which stand inbetween the sigth of the antennas hardly increase the failure rate. The current design uses the Realtek/Wionics RTU7012 Dual- Band UWB PHY The UWB-MAC HDL code and Software can be licensed from Institute of Embedded Systems. We also help you implementing your UWB Application. For more information contact: Hans-Joachim Gelke Institute of Embedded Systems Technikumstr. 20 CH-8401 Winterthur Switzerland hans.gelke@zhaw.ch Phone: REFERENCES [1] ECMA-368, High Rate Ultra Wideband PHY and MAC Standard. [2] ECMA-369, MAC-PHY for ECMA-368. [3] D. Alberti. UWB MAC Architecture. Institute of Embedded Systems (InES), 1 edition, [4] D. Alberti. UWB MAC Documentation. Institute of Embedded Systems (InES), 1 edition, 2008.
How To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual
Architetture di bus per System-On On-Chip Massimo Bocchi Corso di Architettura dei Sistemi Integrati A.A. 2002/2003 System-on on-chip motivations 400 300 200 100 0 19971999 2001 2003 2005 2007 2009 Transistors
More informationAll Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
More information7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
More informationFigure 1.Block diagram of inventory management system using Proximity sensors.
Volume 1, Special Issue, March 2015 Impact Factor: 1036, Science Central Value: 2654 Inventory Management System Using Proximity ensors 1)Jyoti KMuluk 2)Pallavi H Shinde3) Shashank VShinde 4)Prof VRYadav
More informationWBAN Beaconing for Efficient Resource Sharing. in Wireless Wearable Computer Networks
Contemporary Engineering Sciences, Vol. 7, 2014, no. 15, 755-760 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2014.4686 WBAN Beaconing for Efficient Resource Sharing in Wireless Wearable
More informationComputer and Set of Robots
Lesson 11:DESIGN PROCESS EXAMPLES Mobile-Phone, Mobile- Computer and Set of Robots 1 Mobile Phone 2 Mobile phone SoC (System-on-Chip) Hardware units Microcontroller or ASIP (Application Specific Instruction
More informationA DIY Hardware Packet Sniffer
A DIY Hardware Packet Sniffer Affordable Penetration Testing for the Individual Veronica Swanson: University of California, Irvine CyberSecurity for the Next Generation North American Round, New York 15
More informationReal-time Operating Systems Lecture 27.1
Real-time Operating Systems Lecture 27.1 14.7. Universal Serial Bus () General References http://www.usb.org. http://www.beyondlogic.org/usbnutshell/ References http://www.ftdichip.com/documents/programguides/d2xxpg34.pdf
More informationImplementation of Wireless Gateway for Smart Home
Communications and Network, 2013, 5, 16-20 doi:10.4236/cn.2013.51b005 Published Online February 2013 (http://www.scirp.org/journal/cn) Implementation of Wireless Gateway for Smart Home Yepeng Ni 1, Fang
More informationComputer Organization & Architecture Lecture #19
Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of
More informationAvoiding pitfalls in PROFINET RT and IRT Node Implementation
Avoiding pitfalls in PROFINET RT and IRT Node Implementation Prof. Hans D. Doran ZHAW / Institute of Embedded Systems Technikumstrasse 9, 8400 Winterthur, Switzerland E-Mail: hans.doran@zhaw.ch Lukas Itin
More informationVirtual KNX/EIB devices in IP networks
WEINZIERL ENGINEERING GmbH WEINZIERL ENGINEERING GMBH F. Heiny, Dr. Y. Kyselytsya, Dr. Th. Weinzierl Bahnhofstr. 6 D-84558 Tyrlaching Tel. +49 (0) 8623 / 987 98-03 E-Mail: info@weinzierl.de Web: www.weinzierl.de
More informationAn Embedded Based Web Server Using ARM 9 with SMS Alert System
An Embedded Based Web Server Using ARM 9 with SMS Alert System K. Subbulakshmi 1 Asst. Professor, Bharath University, Chennai-600073, India 1 ABSTRACT: The aim of our project is to develop embedded network
More informationUnderstanding the Impact of Encryption on Certified Wireless USB Testing. Introduction. Association vs. Security
on Certified Wireless USB Testing Mike Micheletti Wireless USB Product Manager LeCroy Protocol Solutions Group Introduction Certified Wireless USB (WUSB) is a new shortrange, high-bandwidth wireless extension
More informationWhat is a System on a Chip?
What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex
More informationDemystifying Wireless for Real-World Measurement Applications
Proceedings of the IMAC-XXVIII February 1 4, 2010, Jacksonville, Florida USA 2010 Society for Experimental Mechanics Inc. Demystifying Wireless for Real-World Measurement Applications Kurt Veggeberg, Business,
More information10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface
1 Introduction Ethernet is available in different speeds (10/100/1000 and 10000Mbps) and provides connectivity to meet a wide range of needs from desktop to switches. MorethanIP IP solutions provide a
More informationDesign and Verification of Nine port Network Router
Design and Verification of Nine port Network Router G. Sri Lakshmi 1, A Ganga Mani 2 1 Assistant Professor, Department of Electronics and Communication Engineering, Pragathi Engineering College, Andhra
More informationExperiences in positioning and sensor network applications with Ultra Wide Band technology
Experiences in positioning and sensor network applications with Ultra Wide Band technology WAMS LANGATTOMUUDESTA UUTTA BISNESTÄ Timo Lehikoinen VTT Technical Research Centre of Finland 10/14/2013 2 Contents
More informationArchitectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng
Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption
More informationPre-tested System-on-Chip Design. Accelerates PLD Development
Pre-tested System-on-Chip Design Accelerates PLD Development March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Pre-tested
More informationOpen Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
More informationDesign and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip
Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana
More informationWiLink 8 Solutions. Coexistence Solution Highlights. Oct 2013
WiLink 8 Solutions Coexistence Solution Highlights Oct 2013 1 Products on market with TI connectivity 2004 2007 2009-11 2013 Use cases: BT voice, WLAN data Features: TDM based operation Strict protection
More informationIntroduction to Digital System Design
Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital
More informationMicrotronics technologies Mobile: 99707 90092
For more Project details visit: http://www.projectsof8051.com/rfid-based-attendance-management-system/ Code Project Title 1500 RFid Based Attendance System Synopsis for RFid Based Attendance System 1.
More informationWays to Use USB in Embedded Systems
Ways to Use USB in Embedded Systems by Yingbo Hu, R&D Embedded Engineer and Ralph Moore, President of Micro Digital Universal Serial Bus (USB) is a connectivity specification that provides ease of use,
More informationCommunication Networks. MAP-TELE 2011/12 José Ruela
Communication Networks MAP-TELE 2011/12 José Ruela Network basic mechanisms Introduction to Communications Networks Communications networks Communications networks are used to transport information (data)
More informationBus Data Acquisition and Remote Monitoring System Using Gsm & Can
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 8, Issue 3 (Nov. - Dec. 2013), PP 88-92 Bus Data Acquisition and Remote Monitoring System
More informationIt explains the differences between the Plesiochronous Digital Hierarchy and the Synchronous Digital Hierarchy.
TECHNICAL TUTORIAL Subject: SDH Date: October, 00 Prepared by: John Rumsey SDH Synchronous Digital Hierarchy. Introduction. The Plesiochronous Digital Hierarchy (PDH). The Synchronous Digital Hierarchy
More informationNear Field Communication in the real world part III
WHITE PAPER March 2007 Near Field Communication in the real world part III Moving to System on Chip (SoC) integration Contents 1 Introduction... 3 2 Integration it s only natural... 4 3 How and when should
More informationComputer Systems Structure Input/Output
Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices
More informationZIGBEE 802.15.4. ECGR-6185 Advanced Embedded Systems. Charlotte. University of North Carolina-Charlotte. Chaitanya Misal Vamsee Krishna
ECGR-6185 Advanced Embedded Systems ZIGBEE 802.15.4 University of North Carolina-Charlotte Charlotte Chaitanya Misal Vamsee Krishna WPAN A personal area network (PAN) is a computer network used for communication
More informationVon der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
More informationProcess Control and Automation using Modbus Protocol
Process Control and Automation using Modbus Protocol Modbus is the fundamental network protocol used in most industrial applications today. It is universal, open and an easy to use protocol. Modbus has
More informationNetwork connectivity controllers
Network connectivity controllers High performance connectivity solutions Factory Automation The hostile environment of many factories can have a significant impact on the life expectancy of PCs, and industrially
More informationArchitekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
More informationDigiPoints Volume 1. Student Workbook. Module 4 Bandwidth Management
Bandwidth Management Page 4.1 DigiPoints Volume 1 Module 4 Bandwidth Management Summary This module will cover Time Division Multiplexing (TDM). TDM technology allows many users to access a particular
More informationSerial Communications
Serial Communications 1 Serial Communication Introduction Serial communication buses Asynchronous and synchronous communication UART block diagram UART clock requirements Programming the UARTs Operation
More information4. H.323 Components. VOIP, Version 1.6e T.O.P. BusinessInteractive GmbH Page 1 of 19
4. H.323 Components VOIP, Version 1.6e T.O.P. BusinessInteractive GmbH Page 1 of 19 4.1 H.323 Terminals (1/2)...3 4.1 H.323 Terminals (2/2)...4 4.1.1 The software IP phone (1/2)...5 4.1.1 The software
More informationOverview of Computer Networks
Overview of Computer Networks Client-Server Transaction Client process 4. Client processes response 1. Client sends request 3. Server sends response Server process 2. Server processes request Resource
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationAPPLICATION NOTE. AVR2130: Lightweight Mesh Developer Guide. Atmel MCU Wireless. Features. Description
APPLICATION NOTE AVR2130: Lightweight Mesh Developer Guide Atmel MCU Wireless Features Atmel Lightweight Mesh stack specification and APIs Lightweight Mesh Software Development Kit (SDK) Description This
More informationEmbedded Systems on ARM Cortex-M3 (4weeks/45hrs)
Embedded Systems on ARM Cortex-M3 (4weeks/45hrs) Course & Kit Contents LEARN HOW TO: Use of Keil Real View for ARM Use ARM Cortex-M3 MCU for professional embedded application development Understanding
More information10/100 Mbps Ethernet MAC
XSV Board 1.0 HDL Interfaces and Example Designs 10/100 Mbps Ethernet MAC VLSI Research Group Electrical Engineering Bandung Institute of Technology, Bandung, Indonesia Last Modified: 20 September 2001
More informationZigBee Technology Overview
ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification
More informationA Scalable Large Format Display Based on Zero Client Processor
International Journal of Electrical and Computer Engineering (IJECE) Vol. 5, No. 4, August 2015, pp. 714~719 ISSN: 2088-8708 714 A Scalable Large Format Display Based on Zero Client Processor Sang Don
More informationTest Driven Development of Embedded Systems Using Existing Software Test Infrastructure
Test Driven Development of Embedded Systems Using Existing Software Test Infrastructure Micah Dowty University of Colorado at Boulder micah@navi.cx March 26, 2004 Abstract Traditional software development
More informationFLYPORT Wi-Fi 802.11G
FLYPORT Wi-Fi 802.11G System on module 802.11g WIFI - Infrastructure mode - softap mode - Ad hoc mode Microchip PIC 24F 16 bit processor Microchip MRF24WG0MA/MB - Native WiFi 802.11g transceiver - PCB
More informationSystem-on-a-Chip with Security Modules for Network Home Electric Appliances
System-on-a-Chip with Security Modules for Network Home Electric Appliances V Hiroyuki Fujiyama (Manuscript received November 29, 2005) Home electric appliances connected to the Internet and other networks
More informationUltra Wideband Signal Impact on IEEE802.11b Network Performance
Ultra Wideband Signal Impact on IEEE802.11b Network Performance Matti Hämäläinen 1, Jani Saloranta 1, Juha-Pekka Mäkelä 1, Tero Patana 2, Ian Oppermann 1 1 Centre for Wireless Communications (CWC), University
More informationPen Drive to Pen Drive and Mobile Data Transfer Using ARM
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) ISSN: 2278-2834, ISBN: 2278-8735, PP: 43-47 www.iosrjournals.org Pen Drive to Pen Drive and Mobile Data Transfer Using ARM 1 Mr.V.S.Gawali,
More informationWireless Home Security System
Wireless Home Security System Group: D14 Members: Vaibhav Singh (05D07026) Abhishek Tiwari (05D07028) Sauvik Chowdhury (05D07029) 1. Abstract The project is aimed at designing a low cost and reliable wireless
More informationUPS PIco. to be used with. Raspberry Pi B+, A+, B, and A. HAT Compliant. Raspberry Pi is a trademark of the Raspberry Pi Foundation
UPS PIco Uninterruptible Power Supply with Peripherals and I 2 C control Interface to be used with Raspberry Pi B+, A+, B, and A HAT Compliant Raspberry Pi is a trademark of the Raspberry Pi Foundation
More informationOptimising a PROFINET IRT Architecture for Maximisation of Non Real Time Traffic
Optimising a PROFINET IRT Architecture for Maximisation of Non Real Time Traffic Itin, Lukas. Doran, Hans Dermot. Institute of Embedded Systems, ZHAW Technikum Strasse 9 8401 Winterthur itin@zhaw.ch donn@zhaw.ch
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 ISSN 0976 6464(Print)
More informationINTRODUCTION TO COMMUNICATION SYSTEMS AND TRANSMISSION MEDIA
COMM.ENG INTRODUCTION TO COMMUNICATION SYSTEMS AND TRANSMISSION MEDIA 9/6/2014 LECTURES 1 Objectives To give a background on Communication system components and channels (media) A distinction between analogue
More informationArchitectures and Platforms
Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation
More information8 Gbps CMOS interface for parallel fiber-optic interconnects
8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California
More informationDKWF121 WF121-A 802.11 B/G/N MODULE EVALUATION BOARD
DKWF121 WF121-A 802.11 B/G/N MODULE EVALUATION BOARD PRELIMINARY DATA SHEET Wednesday, 16 May 2012 Version 0.5 Copyright 2000-2012 Bluegiga Technologies All rights reserved. Bluegiga Technologies assumes
More informationWide-ranging security features High degree of flexibility Maximum investment protection Fan-free operation Maximum future-proofness Top performance
Wide-ranging security features High degree of flexibility Maximum investment protection Fan-free operation Maximum future-proofness Top performance Compact design TOP FEATURES Gigabit Performance mit Energy-Efficient
More informationComputer Network. Interconnected collection of autonomous computers that are able to exchange information
Introduction Computer Network. Interconnected collection of autonomous computers that are able to exchange information No master/slave relationship between the computers in the network Data Communications.
More informationFrom Fieldbus to toreal Time Ethernet
Process Automation From Fieldbus to toreal Time Ethernet Safety, reliability IEC61158-2 as the physical layer too slow for Ethernet/IP frames Unsafe cables towards wireless solutions Factory automation
More informationLesson 10:DESIGN PROCESS EXAMPLES Automatic Chocolate vending machine, smart card and digital camera
Lesson 10:DESIGN PROCESS EXAMPLES Automatic Chocolate vending machine, smart card and digital camera 1 Automatic Chocolate Vending Machine (ACVM) 2 Diagrammatic representation of ACVM Keypad for user Interface
More informationData Transfer between Two USB Devices without using PC
Data Transfer between Two USB Devices without using PC Sukhada M. Deshmukh 1, Prof. R.C.Mahajan 2 Student, Zeal College of Engineering and Research, Savitribai Phule Pune University, Pune, India 1 Asst.
More informationEL-Skyport Universal Receiver Speed Triggers flashes or cameras and receives - transmits basic information to the computer remote control.
EL-Skyport speed EN EL-Skyport Speed EL-Skyport Speed System The EL-Skyport update includes new features and many improvements in compatibility and look. The ELS System provides flash triggering and the
More informationComputer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:
55 Topic 3 Computer Performance Contents 3.1 Introduction...................................... 56 3.2 Measuring performance............................... 56 3.2.1 Clock Speed.................................
More informationDesign And Implementation Of Bank Locker Security System Based On Fingerprint Sensing Circuit And RFID Reader
Design And Implementation Of Bank Locker Security System Based On Sensing Circuit And RFID Reader Khaing Mar Htwe, Zaw Min Min Htun, Hla Myo Tun Abstract: The main goal of this system is to design a locker
More information1500 bytes 1308. Universal Serial Bus Bandwidth Analysis
An Analysis of Throughput Characteristics of Universal Serial Bus John Garney, Media and Interconnect Technology, Intel Architecture Labs Abstract Universal Serial Bus (USB) is a new personal computer
More informationUsing Xbee 802.15.4 in Serial Communication
Using Xbee 802.15.4 in Serial Communication Jason Grimes April 2, 2010 Abstract Instances where wireless serial communication is required to connect devices, Xbee RF modules are effective in linking Universal
More informationImplementation of IR-UWB MAC Development Tools Based on IEEE 802.15.4a
Vol. 8, No. 4 (2015), pp. 275-286 http://dx.doi.org/10.14257/ijca.2015.8.4.27 Implementation of IR-UWB MAC Development Tools Based on IEEE 802.15.4a Sol Lim, Kye Joo Lee, So Yeon Kim, Chang Seok Chae,
More informationADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1 1. Memory Organisation 2 Random access model A memory-, a data byte, or a word, or a double
More informationThe proliferation of the raw processing
TECHNOLOGY CONNECTED Advances with System Area Network Speeds Data Transfer between Servers with A new network switch technology is targeted to answer the phenomenal demands on intercommunication transfer
More informationWhat is LOG Storm and what is it useful for?
What is LOG Storm and what is it useful for? LOG Storm is a high-speed digital data logger used for recording and analyzing the activity from embedded electronic systems digital bus and data lines. It
More informationData Transfer between Two USB Flash SCSI Disks using a Touch Screen
Data Transfer between Two USB Flash SCSI Disks using a Touch Screen Anurag A. Chakravorty #1, Raghwendra J. Suryawanshi *2, # Bachelor of Engineering, Department of Information Technology, Matsyodari Shikshan
More informationUMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.
Bus Interfaces Different types of buses: ISA (Industry Standard Architecture) EISA (Extended ISA) VESA (Video Electronics Standards Association, VL Bus) PCI (Periheral Component Interconnect) USB (Universal
More informationChapter 13 Selected Storage Systems and Interface
Chapter 13 Selected Storage Systems and Interface Chapter 13 Objectives Appreciate the role of enterprise storage as a distinct architectural entity. Expand upon basic I/O concepts to include storage protocols.
More informationPCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys
PCI Express: The Evolution to 8.0 GT/s Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys PCIe Enterprise Computing Market Transition From Gen2 to Gen3 Total PCIe instances. 2009
More informationEMC-conform development of a Tablet-PC
EMC-conform development of a Tablet-PC January 21, 2014 Johannes Biner Electrosuisse Montena EMC Bernstrasste 93 CH - 3006 Bern Tel. +41 79 256 21 55 Johannes.biner@montenaemc.ch www.montenaemc.ch Programm
More informationA Non-beaconing ZigBee Network Implementation and Performance Study
A Non-beaconing ZigBee Network Implementation and Performance Study Magnus Armholt Email: magnus.armholt@tut.fi Sakari Junnila Email: sakari.junnila@tut.fi Irek Defee Email: irek.defee@tut.fi Abstract
More informationLean and Easy Ways to Adopt MOST Technology
Lean and Easy Ways to Adopt MOST Technology Microchip Puts the Synergistic Power of Evolution Right Into Your Hands Harald Kohler, Senior Manager, Business Development & Strategic Marketing Microchip Technology
More informationRevision of Lecture Eighteen
Revision of Lecture Eighteen Previous lecture has discussed equalisation using Viterbi algorithm: Note similarity with channel decoding using maximum likelihood sequence estimation principle It also discusses
More informationNetworks. The two main network types are: Peer networks
Networks Networking is all about sharing information and resources. Computers connected to a network can avail of many facilities not available to standalone computers: Share a printer or a plotter among
More informationBluetooth in Automotive Applications Lars-Berno Fredriksson, KVASER AB
Bluetooth in Automotive Applications Lars-Berno Fredriksson, KVASER AB ABSTRACT There is a potential for 50-400 million per year Bluetooth nodes within the car market if Bluetooth can be integrated into
More informationKeyStone Training. Multicore Navigator Overview. Overview Agenda
KeyStone Training Multicore Navigator Overview What is Navigator? Overview Agenda Definition Architecture Queue Manager Sub System (QMSS) Packet DMA (PKTDMA) Descriptors and Queuing What can Navigator
More informationMaximizing Range and Battery Life in Low-Cost Wireless Networks
Maximizing Range and Battery Life in Low-Cost Wireless Networks The proliferation of cost-effective wireless technology has led to the rise of entirely new types of networks across a wide range of applications
More informationWireless Security Camera
Wireless Security Camera Technical Manual 12/14/2001 Table of Contents Page 1.Overview 3 2. Camera Side 4 1.Camera 5 2. Motion Sensor 5 3. PIC 5 4. Transmitter 5 5. Power 6 3. Computer Side 7 1.Receiver
More informationNetworking Remote-Controlled Moving Image Monitoring System
Networking Remote-Controlled Moving Image Monitoring System First Prize Networking Remote-Controlled Moving Image Monitoring System Institution: Participants: Instructor: National Chung Hsing University
More informationWireless Transmission of JPEG file using GNU Radio and USRP
1 Wireless Transmission of JPEG file using GNU Radio and USRP Sachin Hirve, Saikrishna Gumudavally, Department of Electrical and Computer Engineering, Cleveland State University Abstract Wireless applications
More informationComputer Systems Structure Main Memory Organization
Computer Systems Structure Main Memory Organization Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Storage/Memory
More informationPalaparthi.Jagadeesh Chand. Associate Professor in ECE Department, Nimra Institute of Science & Technology, Vijayawada, A.P.
Patient Monitoring Using Embedded Palaparthi.Jagadeesh Chand Associate Professor in ECE Department, Nimra Institute of Science & Technology, Vijayawada, A.P Abstract The aim of this project is to inform
More informationC-GEP 100 Monitoring application user manual
C-GEP 100 Monitoring application user manual 1 Introduction: C-GEP is a very versatile platform for network monitoring applications. The ever growing need for network bandwith like HD video streaming and
More informationA Design of Video Acquisition and Transmission Based on ARM. Ziqiang Hao a, Hongzuo Li b
A Design of Video Acquisition and Transmission Based on ARM Ziqiang Hao a, Hongzuo Li b Changchun University of Science & Technology, Changchun, Jilin, China a shuil47@163.com, b lihongzuo@sohu.com Keywords:video
More informationDesignWare IP for IoT SoC Designs
DesignWare IP for IoT SoC Designs The Internet of Things (IoT) is connecting billions of intelligent things at our fingertips. The ability to sense countless amounts of information that communicates to
More informationSingle channel data transceiver module WIZ2-434
Single channel data transceiver module WIZ2-434 Available models: WIZ2-434-RS: data input by RS232 (±12V) logic, 9-15V supply WIZ2-434-RSB: same as above, but in a plastic shell. The WIZ2-434-x modules
More informationComputers Are Your Future. 2006 Prentice-Hall, Inc.
Computers Are Your Future 2006 Prentice-Hall, Inc. Computers Are Your Future Chapter 3 Wired and Wireless Communication 2006 Prentice-Hall, Inc Slide 2 What You Will Learn... ü The definition of bandwidth
More informationGetting Through Production Test. Jeff Chang Staccato Communications
Getting Through Production Test Jeff Chang Staccato Communications Agenda Products Based on Certified Wireless USB The Design Cycle Technology Considerations Pre-Production Testing Certifications System
More informationWhite Paper Increase Flexibility in Layer 2 Switches by Integrating Ethernet ASSP Functions Into FPGAs
White Paper Increase Flexibility in Layer 2 es by Integrating Ethernet ASSP Functions Into FPGAs Introduction A Layer 2 Ethernet switch connects multiple Ethernet LAN segments. Because each port on the
More informationFreescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ
nc. Order this document by MC68328/D Microprocessor and Memory Technologies Group MC68328 MC68328V Product Brief Integrated Portable System Processor DragonBall ΤΜ As the portable consumer market grows
More informationBuilding Blocks for PRU Development
Building Blocks for PRU Development Module 1 PRU Hardware Overview This session covers a hardware overview of the PRU-ICSS Subsystem. Author: Texas Instruments, Sitara ARM Processors Oct 2014 2 ARM SoC
More information