Nano Architectures for Carbon Nanotube Circuits: Design, Analysis, and Experimental Attempts Extended Abstract

Size: px
Start display at page:

Download "Nano Architectures for Carbon Nanotube Circuits: Design, Analysis, and Experimental Attempts Extended Abstract"

Transcription

1 Nano Architectures for Carbon Nanotube Circuits: Design, Analysis, and Experimental Attempts Extended Abstract Eugen Czeizler, Tuomo Lempiäinen, Pekka Orponen Department of Information and Computer Science, Aalto University Recent years have witnessed a burst of experimental activity concerning algorithmic self-assembly of nanostructures, motivated at least in part by the potential of this approach as a radically new manufacturing technology. Our specific interest is in the self-assembly of Carbon-Nanotube Field Effect Transistor (CNFET) circuits. Our research is focused on developing a new theoretical foundation for the design and analysis of CNFET circuits, as well as the derived algorithmic self-assembly problems which follow from making such systems experimentally achievable. Our approach is based on four inter-related research directions, each covering a different aspect of this ambitious goal. A design framework for CNFET circuits We propose a novel high-level design framework for self-assembling CNFET circuits. According to this methodology, the elements of the circuits, i.e., CNFETs and the connecting carbon nanotube wires, are affixed on different rectangular nano-scaffolds and selfassemble into the desired circuit. The underlying scaffold structures are all constructed from folded DNA molecules using the DNA origami method introduced by Rothemund [12]. In our work we were able to generate a universal set of 14 functionalised DNA origami tiles from which, with a proper selection of glues on the tiles, any desired CNFET circuit can be self-assembled. Experimental fabrication and assembly of DNA origami tiles Together with our colleagues from the Dept. of Applied Physics, Aalto University, we are working towards an actual experimental implementation of our design methodology. We have generated algorithmic designs for DNA tiles, capable of further self-assembly, in a highly controlled manner, into large fully addressable scaffolds, see Figure 1. Computational modeling of the ktam We propose a new framework for the computational modelling of the kinetic Tile Assembly Model (ktam), based 1

2 Figure 1: AFM images of DNA-origami tiles assembled on a horizontal ribbon pattern on agent- and rule-based modelling representations. This tile-based mathematical abstraction is the de-facto modelling framework for many of the current DNA based self-assembly applications. Moreover, this model is also the most appropriate abstraction for the self-assembly of our CNFET circuit components. So far, only computational approximations of the ktam have been possible, using a customized implementation of the Stochastic Simulation Algorithm (SSA). In our research we use agent- and rule-based modeling methodology in order to perform correct and complete computational simulations for the ktam. The Patterned self-assembly Tile set Synthesis (PATS) problem Within the ktam framework, we tackle the problem of finding an optimal number of glues (and tiles) which would derive the self assembly of any given pattern. Moreover, using numerical formulas derived from the ktam model, we undertake the problem of finding the most reliable tile designs, which would ensure the self-assembly of the desired pattern with the highest possible probability. In the following we concentrate on the first of the above research directions. A Design Framework for Carbon Nanotube Circuits Affixed on DNA Origami Tiles SWNT and DNA as elementary nanomaterials Single-wall carbon nanotubes (SWNTs) can be fabricated either metallic (m) or semiconducting (s). A cross-junction between an m- and s-type SNWTs generates a structure with field effect transistor (FET) behavior [9], [3]. In this way, both p-type and n-type FETs are realizable (a p-type FET is ON when input is 0, while an n-type FET is ON when input is 1 ).

3 One of the presently most reliable self-assembling, programmable nanostructure architectures is DNA origami [12]. Several authors have announced the formation of DNA origami tiles, capable of further assembly into larger, fully addressable, 1D and 2D scaffolds [4, 7, 10, 1]. Such scaffolds make possible the construction of highly complex structures on top of them [8], prospectively including nanocircuits. Moreover, the CNFET structures described above can also be affixed on top of these DNA origami [5], [11]. CNFET circuits have been previously introduced on top of addressable DNA lattices [3]. While such large lattices (2 5 µm) are experimentally achievable, the uniformity of their structure as well as the fact that the entire circuit must assemble simultaneously, makes the functionalisation of the lattice difficult. In the present work, we propose a generic framework for the design of CNFET circuits comprising a universal set of 14 functionalised DNA origami tiles shown in Figure 2. The marks on the tiles indicate the arrangements of the CN s affixed on the respective DNA origami; with a proper selection of glues on the tiles, any desired CNFET circuit can be self-assembled from this basis. Figure 2: The 14 tile types and the blank tile, out of which any CNFET circuit can be assembled: a) p-type and n-type CNFETs, b) straight CNWs, c) corner CNWs, d)-e) 3- and 4-way CNW junctions, f) crossing but non-interacting CNWs, g) blank tile (used for analyzing fault tolerant architectures).. One advantage of this approach is that it decouples the self-assembly aspects of the manufacturing process from the transistor circuit design. It also supports efficient high-level analysis of the purported circuits, both by computer simulations and by analytical means. For instance, all assembly errors can at this level be treated as tiling errors, leading to a transparent design discipline for fault-tolerant architectures. In order to design a particular nanocircuit, one first prepares the transistor circuit design using the 14 basis tiles indicated. Then, an optimal number of glues for these tiles is computed, see e.g. [6, 2], and finally, appropriate sticky ends are designed for the DNA origami tiles. In Figure 3 we present the designs for a CMOS inverter and NAND gate. The inverter constitutes a 3 2 = 6 tile assembly and the NAND gate correspondingly a 4 4 = 16 tile assembly. To illustrate how our approach supports the design of fault-tolerant circuit architectures, let us assume that the CN acting as gate in a CNFET does not attach to the DNA origami. Then this tile will act as a vertical CNW tile. Similarly, if one metal nanoparticle is not attached to a 3-way junction CNW

4 Figure 3: a) The design out of DNA origami tiles of a) a CMOS inverter, and b) a CMOS NAND gate. tile, depending on its position, we will obtain either a corner CNW tile, or a straight CNW tile. In the worst case, if the functionalisation of a tile is highly altered, the tile can be considered blank. Based on the Quadded Transistor (QT) model [13], we have prepared several fault tolerant circuit designs. For instance, Figure 4 presents tiling designs for a QT transistor structure and a fault-tolerant CNFET CMOS inverter based on this. In both designs, if any one tile is replaced, the output of the entire device is still preserved. In a similar way, fault-tolerant designs for more complicated devices such as CMOS NAND and NOR gates can be achieved. Figure 4: a) Implementation of the QT structure. b) A fault tolerant inverter; even if several tiles have errors, the gate is still giving the correct output.

5 References [1] E. Czeizler, A.-P. Eskelinen, T. Lempiäinen, P. Orponen, P. Törmä. Algorithmic assembly of DNA origami tiles. (in preparation) [2] E. Czeizler, T. Lempiäinen, and P. Orponen Synthesizing Small and Reliable Tile Sets for Patterned DNA Self-Assembly (manuscript) [3] C. Dwyer et al. Design tools for a DNA-guided self-assembling carbon nanotube technology. Nanotechnology 15 (2004). [4] M. Endo, et al. Programmed-assembly system using DNA jigsaw pieces. Chemistry - A European Journal 16 (2010). [5] Eskelinen A.-P., et al. Assembly of Single-Walled Carbon Nanotubes on DNA Origami Templates through Streptavidin-Biotin Interaction. Small 7 (2011). [6] M. Göös, P. Orponen Synthesizing minimal tile sets for patterned DNA self-assembly. Proc. DNA16 (2010). Springer LNCS, to appear. [7] K. N. Kim et al. DNA origami as self-assembling circuit boards. Springer LNCS 6079 (2010). [8] A. Kuzyk et al. DNA origami as a nanoscale template for protein assembly. Nanotechnology 20 (2009). [9] Lee D.S., et al. Fabrication of crossed junctions of semiconducting and metallic carbon nanotubes: a CNT-gated CNT-FET. J. Nanosci. Nanotechnol. 6(5) (2006). [10] W. Liu, et al. Crystalline two-dimensional DNA-origami arrays. Angewandte Chemie International Edition, doi: /anie (2010). [11] Maune T.H., et al. Self-assembly of carbon nanotubes into twodimensional geometries using DNA origami templates. J. Nanosci. Nanotechnol. 6(5) (2006). [12] P. Rothemund. Folding DNA to create nanoscale shapes and patterns. Nature 440 (2006). [13] J. J. Suran Use of circuit redundancy to increase system reliability. Int. Solid-State Circuits Conf. (1964).

CS257 Introduction to Nanocomputing

CS257 Introduction to Nanocomputing CS257 Introduction to Nanocomputing Overview of Crossbar-Based Computing John E Savage Overview Intro to NW growth methods Chemical vapor deposition and fluidic assembly Nano imprinting Nano stamping Four

More information

Nanoscience Course Descriptions

Nanoscience Course Descriptions Nanoscience Course Descriptions NANO*1000 Introduction to Nanoscience This course introduces students to the emerging field of nanoscience. Its representation in popular culture and journalism will be

More information

An Open Architecture through Nanocomputing

An Open Architecture through Nanocomputing 2009 International Symposium on Computing, Communication, and Control (ISCCC 2009) Proc.of CSIT vol.1 (2011) (2011) IACSIT Press, Singapore An Open Architecture through Nanocomputing Joby Joseph1and A.

More information

a field, in which little has been done, but in which an enormous amount can be done in principle

a field, in which little has been done, but in which an enormous amount can be done in principle 1 2 There's Plenty of Room at the Bottom Richard P. Feynman, 1959 a field, in which little has been done, but in which an enormous amount can be done in principle Nanoworld (1 m = 10 9 nm) Nanofabrication

More information

Teaching a Cross-Disciplinary Nanocomputing Systems Course

Teaching a Cross-Disciplinary Nanocomputing Systems Course Teaching a Cross-Disciplinary Nanocomputing Systems Course Waleed K. Al-Assadi 1 and Aurangzeb Khan 2 Abstract- The end of photolithography as the driver for Moore s Law is predicted within few years and

More information

Nanocomputer & Architecture

Nanocomputer & Architecture Nanocomputer & Architecture Yingjie Wei Western Michigan University Department of Computer Science CS 603 - Dr. Elise dedonckor Febrary 4 th, 2004 Nanocomputer Architecture Contents Overview of Nanotechnology

More information

Kick-off meeting. Barcelona, 3-5 March 2014 08.04.2014 1

Kick-off meeting. Barcelona, 3-5 March 2014 08.04.2014 1 Kick-off meeting Barcelona, 3-5 March 2014 08.04.2014 1 UCL- overview Known as 'London's Global University', University College London employs 4,078 academic research staff in over 50 departments and institutes.

More information

Rosaria Rinaldi. Dipartimento di Matematica e Fisica «E. De Giorgi» Università del Salento. Scuola Superiore ISUFI Università del Salento

Rosaria Rinaldi. Dipartimento di Matematica e Fisica «E. De Giorgi» Università del Salento. Scuola Superiore ISUFI Università del Salento Rosaria Rinaldi Dipartimento di Matematica e Fisica «E. De Giorgi» Università del Salento Scuola Superiore ISUFI Università del Salento National Nanotechnology Laboratory Istituto di NanoScienze CNR Università

More information

Nanocomputing. Sujata saini Department of Computer Science and application, Govt. College for women, Rohtak 9068820242, 1993suzata@gmail.

Nanocomputing. Sujata saini Department of Computer Science and application, Govt. College for women, Rohtak 9068820242, 1993suzata@gmail. pp 53 57 Krishi Sanskriti Publications http://www.krishisanskriti.org/acsit.html Nanocomputing Sujata saini Department of Computer Science and application, Govt. College for women, Rohtak 9068820242, 1993suzata@gmail.com

More information

Usage of Carbon Nanotubes in Scanning Probe Microscopes as Probe. Keywords: Carbon Nanotube, Scanning Probe Microscope

Usage of Carbon Nanotubes in Scanning Probe Microscopes as Probe. Keywords: Carbon Nanotube, Scanning Probe Microscope International Journal of Arts and Sciences 3(1): 18-26 (2009) CD-ROM. ISSN: 1944-6934 InternationalJournal.org Usage of Carbon Nanotubes in Scanning Probe Microscopes as Probe Bedri Onur Kucukyildirim,

More information

Nanotechnology and Its Impact on Modern Computer

Nanotechnology and Its Impact on Modern Computer Global Journal of Researches in Engineering General Engineering Volume 12 Issue 4 Version 1.0 Year 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals Inc. (USA)

More information

National Science Foundation

National Science Foundation Nanoscale Science and Engineering Education Programs at the National Science Foundation John S. (Spud) Bradley, Section Head Instructional Materials Development And Centers for Learning and Teaching, Division

More information

Computational Nanoscience of Soft Matter

Computational Nanoscience of Soft Matter ChE/MSE 557 Computational Nanoscience of Soft Matter Fall 2006 Instructor: Professor Sharon C. Glotzer Class meets: Tues 3:00-6:00 Location: Room 3336 BD, Duderstadt Center Room 3336 AC, Duderstadt Center

More information

Low-resolution Image Processing based on FPGA

Low-resolution Image Processing based on FPGA Abstract Research Journal of Recent Sciences ISSN 2277-2502. Low-resolution Image Processing based on FPGA Mahshid Aghania Kiau, Islamic Azad university of Karaj, IRAN Available online at: www.isca.in,

More information

Go/No-Go Decision: Pure, Undoped Single Walled Carbon Nanotubes for Vehicular Hydrogen Storage. October 2006. United States Department of Energy

Go/No-Go Decision: Pure, Undoped Single Walled Carbon Nanotubes for Vehicular Hydrogen Storage. October 2006. United States Department of Energy Go/No-Go Decision: Pure, Undoped Single Walled Carbon Nanotubes for Vehicular Hydrogen Storage October 2006.. United States Department of Energy Go/No-Go Decision: Pure, Undoped Single Walled Carbon Nanotubes

More information

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT 216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,

More information

www.keithley.com 1 st Edition Nanotechnology Measurement Handbook A Guide to Electrical Measurements for Nanoscience Applications

www.keithley.com 1 st Edition Nanotechnology Measurement Handbook A Guide to Electrical Measurements for Nanoscience Applications www.keithley.com 1 st Edition Nanotechnology Measurement Handbook A Guide to Electrical Measurements for Nanoscience Applications To get a free electronic version of this book, visit Keithley s Knowledge

More information

DNA NANOWIRES USING NANOPARTICLES ECG653 Project Report submitted by GOPI KRISHNA.ARI,arig@unlv.nevada.edu,Fall-2008

DNA NANOWIRES USING NANOPARTICLES ECG653 Project Report submitted by GOPI KRISHNA.ARI,arig@unlv.nevada.edu,Fall-2008 DNA NANOWIRES USING NANOPARTICLES ECG653 Project Report submitted by GOPI KRISHNA.ARI,arig@unlv.nevada.edu,Fall-2008 INTRODUCTION: Deoxyribonucleic acid (DNA) has been a key building block in nanotechnology

More information

New materials on horizon for advanced logic technology in mobile era

New materials on horizon for advanced logic technology in mobile era New materials on horizon for advanced logic technology in mobile era source gate Kelin J. Kuhn, TED 2012 drain Franz Kreupl, IFX 2003 Hsinchu March 6, 2013 - Prof. Dr. Franz Kreupl 1 Outline Introduction

More information

NANA: A Nano-scale Active Network Architecture

NANA: A Nano-scale Active Network Architecture NANA: A Nano-scale Active Network Architecture JAIDEV P. PATWARDHAN Department Of Computer Science, Duke University. CHRIS DWYER Department of Electrical and Computer Engineering, Duke University. ALVIN

More information

NANOCOMPUTING. Computational Physics for Nanoscience and Nanotechnology

NANOCOMPUTING. Computational Physics for Nanoscience and Nanotechnology NANOCOMPUTING Computational Physics for Nanoscience and Nanotechnology NANOCOMPUTING Computational Physics for Nanoscience and Nanotechnology James J Y Hsu National Cheng Kung University, Taiwan National

More information

Gates, Circuits, and Boolean Algebra

Gates, Circuits, and Boolean Algebra Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks

More information

How To Make A Molecular Flowration Using Carbon Nanotube Membrane

How To Make A Molecular Flowration Using Carbon Nanotube Membrane Date electronic copy received at AINSE: 24 August 2009 PROGRESS REPORT FOR AINGRA09109P PROJECT TITLE Molecular FIltration Using Carbon Nanotube Membranes INVESTIGATOR(S) Chief Investigator Other Investigators

More information

NANOCAP Nanotechnology Capacity Building NGOs

NANOCAP Nanotechnology Capacity Building NGOs NANOCAP Nanotechnology Capacity Building NGOs Nanotechnology: A BRIEF INTRODUCTION Luisa Filipponi & Duncan Sutherland Interdisciplinary Nanoscience Center (inano) University of Aarhus, Denmark NOTE: This

More information

DEFECT ANALYSIS OF QUANTUM-DOT CELLULAR AUTOMATA COMBINATIONAL CIRCUIT USING HDLQ

DEFECT ANALYSIS OF QUANTUM-DOT CELLULAR AUTOMATA COMBINATIONAL CIRCUIT USING HDLQ International Journal of Advanced Research in Engineering and Technology (IJARET) Volume 7, Issue 2, March-April 2016, pp. 148 158, Article ID: IJARET_07_02_014 Available online at http://www.iaeme.com/ijaret/issues.asp?jtype=ijaret&vtype=7&itype=2

More information

Springer SUPPLY CHAIN CONFIGURATION CONCEPTS, SOLUTIONS, AND APPLICATIONS. Cham Chandra University of Michigan - Dearborn Dearborn, Michigan, USA

Springer SUPPLY CHAIN CONFIGURATION CONCEPTS, SOLUTIONS, AND APPLICATIONS. Cham Chandra University of Michigan - Dearborn Dearborn, Michigan, USA SUPPLY CHAIN CONFIGURATION CONCEPTS, SOLUTIONS, AND APPLICATIONS Cham Chandra University of Michigan - Dearborn Dearborn, Michigan, USA Jänis Grabis Riga Technical University Riga, Latvia Springer Contents

More information

M.Sc. in Nano Technology with specialisation in Nano Biotechnology

M.Sc. in Nano Technology with specialisation in Nano Biotechnology M.Sc. in Nano Technology with specialisation in Nano Biotechnology Nanotechnology is all about designing, fabricating and controlling materials, components and machinery with dimensions on the nanoscale,

More information

Introduction to Digital System Design

Introduction to Digital System Design Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital

More information

Development of Nanotechnology Concentration for an On-line BSEET Degree

Development of Nanotechnology Concentration for an On-line BSEET Degree Development of Nanotechnology Concentration for an On-line BSEET Degree Sohail Anwar Pennsylvania State University Jane LeClair and Arnie Peskin Excelsior College Abstract The term nanotechnology covers

More information

The Nano Revolution and Its Effects on Micro/Nano Systems Education

The Nano Revolution and Its Effects on Micro/Nano Systems Education The Nano Revolution and Its Effects on Micro/Nano Systems Education Peter M. Kogge McCourtney Prof. of CS & Engr, Assoc. Dean for Research, University of Notre Dame IBM Fellow (ret) Michael T. Niemier

More information

http://www.business-standard.com/article/news-ians/eco-friendly-cars-running-on-air-indianscientists-show-a-way-115050700407_1.

http://www.business-standard.com/article/news-ians/eco-friendly-cars-running-on-air-indianscientists-show-a-way-115050700407_1. Press Releases/ Magazine Coverage News Coverage on our recent work: Pariyar et al. J. Am. Chem. Soc. ASAP, 2015 Coverage By Business Standard Coverage By IBN7 Coverage By The Statesman Coverage By ZeeNews

More information

Yaffs NAND Flash Failure Mitigation

Yaffs NAND Flash Failure Mitigation Yaffs NAND Flash Failure Mitigation Charles Manning 2012-03-07 NAND flash is one of very few types of electronic device which are knowingly shipped with errors and are expected to generate further errors

More information

PROGRAMMING LANGUAGES

PROGRAMMING LANGUAGES BILAL A. SHAW Communication Sciences Institute Department of Electrical Engineering 3740 McClintock Avenue, EEB-514 bilalshaw@gmail.com http://www-scf.usc.edu/~bilalsha EDUCATION Doctor of Philosophy in

More information

Chapter 2 Logic Gates and Introduction to Computer Architecture

Chapter 2 Logic Gates and Introduction to Computer Architecture Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are

More information

NANOSCALE SCIENCE AND ENGINEERING: MATERIALS, ELECTRONICS, PHOTONICS, BIOSENSORS AND BEYOND

NANOSCALE SCIENCE AND ENGINEERING: MATERIALS, ELECTRONICS, PHOTONICS, BIOSENSORS AND BEYOND Inversion mode MOSFET p- pn junction Silicon film (n- type) Gate Silicon film (p- type) Gate oxide Continuing Education Program (CEP) on NANOSCALE SCIENCE AND ENGINEERING: MATERIALS, ELECTRONICS, PHOTONICS,

More information

Leakage Power Reduction Using Sleepy Stack Power Gating Technique

Leakage Power Reduction Using Sleepy Stack Power Gating Technique Leakage Power Reduction Using Sleepy Stack Power Gating Technique M.Lavanya, P.Anitha M.E Student [Applied Electronics], Dept. of ECE, Kingston Engineering College, Vellore, Tamil Nadu, India Assistant

More information

Integrity and Integration Issues for Nano -Tube Based Interconnect Systems

Integrity and Integration Issues for Nano -Tube Based Interconnect Systems Integrity and Integration Issues for Nano -Tube Based Interconnect Systems Tulin Mangir, Ph.D. Electrical Engineering Department College of Engineering CSU- Long Beach Long Beach Ca, 90840-8303 (temangir@csulb.edu)

More information

REMOTE CONTROL by DNA as a Bio-sensor -antenna.

REMOTE CONTROL by DNA as a Bio-sensor -antenna. REMOTE CONTROL by DNA as a Bio-sensor -antenna. "Piezoelectric quantum transduction is a fundamental property of at- distance induction of genetic control " Paolo Manzelli: pmanzelli@gmail.com ; www.edscuola.it/lre.html;www.egocreanet.it

More information

Joshua Blose, Ph.D., Biochemistry

Joshua Blose, Ph.D., Biochemistry Current Research Joshua Blose, Ph.D., Biochemistry Our research group is interested in learning more about how the cellular environment influences the stability and structure of nucleic acids such as DNA

More information

imtech Curriculum Presentation

imtech Curriculum Presentation imtech Curriculum Presentation Effective from Batch 2015 Onwards April, 2015 Course Structure Every course has a fixed number of credits associated with it (e.g., 4 credits) One has to earn 200 credits

More information

Diagnosis and Fault-Tolerant Control

Diagnosis and Fault-Tolerant Control Mogens Blanke Michel Kinnaert Jan Lunze Marcel Staroswiecki Diagnosis and Fault-Tolerant Control With contributions by Jochen Schroder With 228 Figures Springer 1. Introduction to diagnosis and fault-tolerant

More information

Design of 2D waveguide networks for the study of fundamental properties of Quantum Graphs

Design of 2D waveguide networks for the study of fundamental properties of Quantum Graphs Design of 2D waveguide networks for the study of fundamental properties of Quantum Graphs Introduction: what is a quantum graph? Areas of application of quantum graphs Motivation of our experiment Experimental

More information

Memory Systems. Static Random Access Memory (SRAM) Cell

Memory Systems. Static Random Access Memory (SRAM) Cell Memory Systems This chapter begins the discussion of memory systems from the implementation of a single bit. The architecture of memory chips is then constructed using arrays of bit implementations coupled

More information

MOLECULAr PROGRAMMINg. Luca Cardelli Microsoft Research Lab Tutorial 2010-02

MOLECULAr PROGRAMMINg. Luca Cardelli Microsoft Research Lab Tutorial 2010-02 MOLECULAr PROGRAMMINg Luca Cardelli Microsoft Research Lab Tutorial 2010-02 02-11 Smaller and Smaller Dec. 23, 1947. John Bardeen and Walter Brattain show the first working transistor. September 1958.

More information

CHEMICAL SCIENCES REQUIREMENTS [61-71 UNITS]

CHEMICAL SCIENCES REQUIREMENTS [61-71 UNITS] Chemical Sciences Major Chemistry is often known as the central science because of the key position it occupies in modern science and engineering. Most phenomena in the biological and Earth sciences can

More information

What is Nanophysics: Survey of Course Topics. Branislav K. Nikolić

What is Nanophysics: Survey of Course Topics. Branislav K. Nikolić What is Nanophysics: Survey of Course Topics Branislav K. Nikolić Department of Physics and Astronomy, University of Delaware, Newark, DE 19716, U.S.A. http://wiki.physics.udel.edu/phys824 Definition of

More information

Chapter 4: The Concept of Area

Chapter 4: The Concept of Area Chapter 4: The Concept of Area Defining Area The area of a shape or object can be defined in everyday words as the amount of stuff needed to cover the shape. Common uses of the concept of area are finding

More information

FPGA Design of Reconfigurable Binary Processor Using VLSI

FPGA Design of Reconfigurable Binary Processor Using VLSI ISSN (Online) : 2319-8753 ISSN (Print) : 2347-6710 International Journal of Innovative Research in Science, Engineering and Technology Volume 3, Special Issue 3, March 2014 2014 International Conference

More information

A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale

A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale What is the University of Florida EDGE Program? EDGE enables engineering professional, military members, and students worldwide to participate in courses, certificates, and degree programs from the UF

More information

Introduction. Chapter 1. 1.1 Scope of Electrical Engineering

Introduction. Chapter 1. 1.1 Scope of Electrical Engineering Chapter 1 Introduction 1.1 Scope of Electrical Engineering In today s world, it s hard to go through a day without encountering some aspect of technology developed by electrical engineers. The impact has

More information

Nano Technology for Computer Science: Scope and Opportunities

Nano Technology for Computer Science: Scope and Opportunities International Journal of Electronic and Electrical Engineering. ISSN 0974-2174, Volume 7, Number 3 (2014), pp. 213-218 International Research Publication House http://www.irphouse.com Nano Technology for

More information

Unit 12 Practice Test

Unit 12 Practice Test Name: Class: Date: ID: A Unit 12 Practice Test Multiple Choice Identify the choice that best completes the statement or answers the question. 1) A solid has a very high melting point, great hardness, and

More information

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block

More information

Future Paths for Components & Systems

Future Paths for Components & Systems Future Paths for Components & Systems ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE Adrian M. Ionescu Ecole Polytechnique Fédérale de Lausanne Adrian M. Ionescu, ICT 2008, Lyon 1 Summary Introduction: invent

More information

VCE Physics and VCE Systems Engineering: Table of electronic symbols

VCE Physics and VCE Systems Engineering: Table of electronic symbols VCE Physics and VCE Systems Engineering: Table of electronic symbols In response to requests from teachers the VCAA has produced a table of commonly used electronic symbols. Practicing teachers have provided

More information

nanohub.org Toward On-Line Simulation for Materials and Nanodevices by Design

nanohub.org Toward On-Line Simulation for Materials and Nanodevices by Design Univ. of Florida, Univ. of Illinois, Morgan State Univ., Northwestern Univ. Purdue Univ. Stanford Univ., UTEP nanohub.org Toward On-Line Simulation for Materials and Nanodevices by Design 1 Gerhard Klimeck,

More information

Master of Science in Materials Engineering

Master of Science in Materials Engineering Master of Science in Materials Engineering Faculty of Engineering Science KU Leuven. Inspiring the outstanding. Department of Materials Engineering The Department of Materials Engineering (MTM) leverages

More information

Onur Yavuzçetin Fakultät für Naturwissenschaften Department Physik ATOMIC SCALE NANOWIRES

Onur Yavuzçetin Fakultät für Naturwissenschaften Department Physik ATOMIC SCALE NANOWIRES Onur Yavuzçetin Fakultät für Naturwissenschaften Department Physik ATOMIC SCALE NANOWIRES 1 What is a Nanowire? It is a nanostructure with the diameter of the order of a nanometer (10 9 meters) which is

More information

An Application of Analytic Geometry to Designing Machine Parts--and Dresses

An Application of Analytic Geometry to Designing Machine Parts--and Dresses Electronic Proceedings of Undergraduate Mathematics Day, Vol. 3 (008), No. 5 An Application of Analytic Geometry to Designing Machine Parts--and Dresses Karl Hess Sinclair Community College Dayton, OH

More information

Research in Nanotechnologies and Sensing

Research in Nanotechnologies and Sensing Eemeli työpaja nro 12, Micronova Research in Nanotechnologies and Sensing Tapani Ryhänen Nokia Research Center, Sensor and Material Technologies Laboratory (Cambridge, Otaniemi, Skolkovo) November 12,

More information

Polymer Electrolyte Gating of Carbon Nanotube Network Transistors

Polymer Electrolyte Gating of Carbon Nanotube Network Transistors Polymer Electrolyte Gating of Carbon Nanotube Network Transistors NANO LETTERS 2005 Vol. 5, No. 5 905-911 Taner Ozel,, Anshu Gaur,, John A. Rogers,, and Moonsub Shim*, Department of Physics, Department

More information

Field-Effect (FET) transistors

Field-Effect (FET) transistors Field-Effect (FET) transistors References: Hayes & Horowitz (pp 142-162 and 244-266), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and,

More information

KEIVAN DAVAMI, PhD EDUCATION EXPERIENCE

KEIVAN DAVAMI, PhD EDUCATION EXPERIENCE Visiting Assistant Professor, Department of Mechanical Engineering Widener University, One University Place, Chester, PA 19013, USA kdavami@widener.edu, tel: (415) 994-8107, fax: 610-499-4059 EDUCATION

More information

CAD TOOLS FOR VLSI. FLOORPLANNING Page 1 FLOORPLANNING

CAD TOOLS FOR VLSI. FLOORPLANNING Page 1 FLOORPLANNING FLOORPLANNING Page 1 FLOORPLANNING Floorplanning: taking layout information into account at early stages of the design process. BEHAVIORAL D. STRUCTURAL D. Systems Algorithms Processors Register transfers

More information

A Resource for Free-standing Mathematics Qualifications

A Resource for Free-standing Mathematics Qualifications To find a maximum or minimum: Find an expression for the quantity you are trying to maximise/minimise (y say) in terms of one other variable (x). dy Find an expression for and put it equal to 0. Solve

More information

Material Requirements For 3D IC and Packaging Presented by: W. R. Bottoms

Material Requirements For 3D IC and Packaging Presented by: W. R. Bottoms Material Requirements For 3D IC and Packaging Presented by: W. R. Bottoms Frontiers of Characterization and Metrology for Nanoelectronics Hilton Dresden April 14-16, 2015 Industry Needs Are Changing Moore

More information

jeti: A Tool for Remote Tool Integration

jeti: A Tool for Remote Tool Integration jeti: A Tool for Remote Tool Integration Tiziana Margaria 1, Ralf Nagel 2, and Bernhard Steffen 2 1 Service Engineering for Distributed Systems, Institute for Informatics, University of Göttingen, Germany

More information

Coupling Engineering Sciences and Life Sciences: An overview of LAAS Activities with a special focus on Nano-Oncology Projects

Coupling Engineering Sciences and Life Sciences: An overview of LAAS Activities with a special focus on Nano-Oncology Projects Christophe Vieu Toulouse University Chargé de Mission du LAAS Axe Interaction avec le vivant Coupling Engineering Sciences and Life Sciences: An overview of LAAS Activities with a special focus on Nano-Oncology

More information

Old Dominion University Chemistry & Biochemistry Dept. Graduate program

Old Dominion University Chemistry & Biochemistry Dept. Graduate program Old Dominion University Chemistry & Biochemistry Dept Graduate program Home to the Chemistry & Biochemistry Department, the four-story Alfriend Chemistry building, constructed in 1967, houses classrooms

More information

Chemical Synthesis. Overview. Chemical Synthesis of Nanocrystals. Self-Assembly of Nanocrystals. Example: Cu 146 Se 73 (PPh 3 ) 30

Chemical Synthesis. Overview. Chemical Synthesis of Nanocrystals. Self-Assembly of Nanocrystals. Example: Cu 146 Se 73 (PPh 3 ) 30 Chemical Synthesis Spontaneous organization of molecules into stable, structurally well-defined aggregates at the nanometer length scale. Overview The 1-100 nm nanoscale length is in between traditional

More information

Core Curriculum to the Course:

Core Curriculum to the Course: Core Curriculum to the Course: Environmental Science Law Economy for Engineering Accounting for Engineering Production System Planning and Analysis Electric Circuits Logic Circuits Methods for Electric

More information

Nanotechnology for Food Processing and Packaging

Nanotechnology for Food Processing and Packaging Nanotechnology for Food Processing and Packaging John D. Floros Professor & Head Department of Food Science Pennsylvania State University www.foodscience.psu.edu Information Sources Pennsylvania State

More information

Ian Stewart on Minesweeper

Ian Stewart on Minesweeper Ian Stewart on Minesweeper It's not often you can win a million dollars by analysing a computer game, but by a curious conjunction of fate, there's a chance that you might. However, you'll only pick up

More information

Crystalline solids. A solid crystal consists of different atoms arranged in a periodic structure.

Crystalline solids. A solid crystal consists of different atoms arranged in a periodic structure. Crystalline solids A solid crystal consists of different atoms arranged in a periodic structure. Crystals can be formed via various bonding mechanisms: Ionic bonding Covalent bonding Metallic bonding Van

More information

CURTAIL THE EXPENDITURE OF BIG DATA PROCESSING USING MIXED INTEGER NON-LINEAR PROGRAMMING

CURTAIL THE EXPENDITURE OF BIG DATA PROCESSING USING MIXED INTEGER NON-LINEAR PROGRAMMING Journal homepage: http://www.journalijar.com INTERNATIONAL JOURNAL OF ADVANCED RESEARCH RESEARCH ARTICLE CURTAIL THE EXPENDITURE OF BIG DATA PROCESSING USING MIXED INTEGER NON-LINEAR PROGRAMMING R.Kohila

More information

Latest Advances in Solar Cell Technology

Latest Advances in Solar Cell Technology By Skye McClain, Nerac Analyst Nerac analysts have expertise in just about every area of technology from food & nutrition and medical devices, to engineering and materials science. We provide insight to

More information

TERMS AND CONDITIONS RESEARCH INITIATION FELLOWSHIPS (2 nd Call)

TERMS AND CONDITIONS RESEARCH INITIATION FELLOWSHIPS (2 nd Call) TERMS AND CONDITIONS RESEARCH INITIATION FELLOWSHIPS (2 nd Call) IMDEA Materials Institute (Madrid Institute for Advanced Studies of Materials) is a nonprofit independent research organization promoted

More information

CARBON NANOTUBE NANOELECTROMECHANICAL SYSTEMS

CARBON NANOTUBE NANOELECTROMECHANICAL SYSTEMS CARBON NANOTUBE NANOELECTROMECHANICAL SYSTEMS PHD THESIS BY MARIANNA SLEDZINSKA Director: Prof. Adrian Bachtold Tutor de la UAB: Prof. Javier Rodriguez Dr. Adrian Bachtold, profesor del CSIC en el CIN2,

More information

Ladder and Functional Block Programming

Ladder and Functional Block Programming CHPTER 11 Ladder and Functional lock Programming W. olton This (and the following) chapter comes from the book Programmable Logic Controllers by W. olton, ISN: 9780750681124. The first edition of the book

More information

Layout and Cross-section of an inverter. Lecture 5. Layout Design. Electric Handles Objects. Layout & Fabrication. A V i

Layout and Cross-section of an inverter. Lecture 5. Layout Design. Electric Handles Objects. Layout & Fabrication. A V i Layout and Cross-section of an inverter Lecture 5 A Layout Design Peter Cheung Department of Electrical & Electronic Engineering Imperial College London V DD Q p A V i V o URL: www.ee.ic.ac.uk/pcheung/

More information

Clocking Nanocircuits for Nanocomputers and Other Nanoelectronic Systems

Clocking Nanocircuits for Nanocomputers and Other Nanoelectronic Systems Clocking Nanocircuits for Nanocomputers and Other Nanoelectronic Systems Shamik Das and Matthew F. Bauwens Nanosystems Group The MITRE Corporation 7515 Colshire Dr., McLean, VA 2212, USA {sdas,mbauwens}@mitre.org

More information

EDC Lesson 12: Transistor and FET Characteristics. 2008 EDCLesson12- ", Raj Kamal, 1

EDC Lesson 12: Transistor and FET Characteristics. 2008 EDCLesson12- , Raj Kamal, 1 EDC Lesson 12: Transistor and FET Characteristics Lesson-12: MOSFET (enhancement and depletion mode) Characteristics and Symbols 2008 EDCLesson12- ", Raj Kamal, 1 1. Metal Oxide Semiconductor Field Effect

More information

CMOS Control Enabled Single-Type FET NASIC

CMOS Control Enabled Single-Type FET NASIC CMOS Control Enabled Single-Type FET NASIC Pritish Narayanan, Michael Leuchtenburg, Teng Wang, Csaba Andras Moritz University of Massachusetts, Amherst MA 01003 USA {pnarayan,andras}@ecs.umass.edu Abstract

More information

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs ang u, Mei ang, ulu ang, and ingtao Jiang Dept. of Computer Science Nankai University Tianjing, 300071, China yuyang_79@yahoo.com.cn,

More information

DEVELOPMENT OF ON-LINE NANOTECHNOLOGY AND ELECTRICAL POWER SYSTEMS COURSES: A CASE STUDY

DEVELOPMENT OF ON-LINE NANOTECHNOLOGY AND ELECTRICAL POWER SYSTEMS COURSES: A CASE STUDY DEVELOPMENT OF ON-LINE NANOTECHNOLOGY AND ELECTRICAL POWER SYSTEMS COURSES: A CASE STUDY Sohail Anwar Pennsylvania State University-Altoona College Altoona, Pennsylvania Jane LeClair Excelsior College

More information

Guidelines on the Meaning of Research and Development for Tax Purposes

Guidelines on the Meaning of Research and Development for Tax Purposes Guidelines on the Meaning of Research and Development for Tax Purposes Issued 5 March 2004, updated 6 December 2010 These Guidelines are issued by the Secretary of State for Trade and Industry for the

More information

Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary

Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary Fault Modeling Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults Single stuck-at faults Fault equivalence Fault dominance and checkpoint theorem Classes of stuck-at

More information

ISSN: 2319-5967 ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 3, May 2013

ISSN: 2319-5967 ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 3, May 2013 Transistor Level Fault Finding in VLSI Circuits using Genetic Algorithm Lalit A. Patel, Sarman K. Hadia CSPIT, CHARUSAT, Changa., CSPIT, CHARUSAT, Changa Abstract This paper presents, genetic based algorithm

More information

Verification Experiment on Cooling and Deformation Effects of Automatically Designed Cooling Channels for Block Laminated Molds

Verification Experiment on Cooling and Deformation Effects of Automatically Designed Cooling Channels for Block Laminated Molds International Journal of Engineering and Advanced Technology (IJEAT ISSN: 2249 8958 Volume-4 Issue-5 June 2015 Verification Experiment on Cooling and Deformation Effects of Automatically Designed Cooling

More information

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,

More information

Switched Interconnect for System-on-a-Chip Designs

Switched Interconnect for System-on-a-Chip Designs witched Interconnect for ystem-on-a-chip Designs Abstract Daniel iklund and Dake Liu Dept. of Physics and Measurement Technology Linköping University -581 83 Linköping {danwi,dake}@ifm.liu.se ith the increased

More information

BSEE Degree Plan Bachelor of Science in Electrical Engineering: 2015-16

BSEE Degree Plan Bachelor of Science in Electrical Engineering: 2015-16 BSEE Degree Plan Bachelor of Science in Electrical Engineering: 2015-16 Freshman Year ENG 1003 Composition I 3 ENG 1013 Composition II 3 ENGR 1402 Concepts of Engineering 2 PHYS 2034 University Physics

More information

A QTI editor integrated into the netuniversité web portal using IMS LD

A QTI editor integrated into the netuniversité web portal using IMS LD Giacomini Pacurar, E., Trigang, P & Alupoaie, S. (2005). A QTI editor integrated into the netuniversité web portal using IMS LD Journal of Interactive Media in Education 2005(09). [jime.open.ac.uk/2005/09].

More information

Overview. Essential Questions. Grade 8 Mathematics, Quarter 4, Unit 4.3 Finding Volume of Cones, Cylinders, and Spheres

Overview. Essential Questions. Grade 8 Mathematics, Quarter 4, Unit 4.3 Finding Volume of Cones, Cylinders, and Spheres Cylinders, and Spheres Number of instruction days: 6 8 Overview Content to Be Learned Evaluate the cube root of small perfect cubes. Simplify problems using the formulas for the volumes of cones, cylinders,

More information

... Figure 2: Proposed Service Invocation Mechanism. AS Service invocation 2 SC invocation 2. Session/Call Control Function

... Figure 2: Proposed Service Invocation Mechanism. AS Service invocation 2 SC invocation 2. Session/Call Control Function Next Generation Network Service Architecture in the IP Multimedia Subsystem Anahita Gouya, Noël Crespi, Lina Oueslati, {anahita.gouya, noel.crespi, lina.oueslati}@int-evry.fr, Institut National des Télécommunications

More information

ISO 9000 Introduction and Support Package: Guidance on the Concept and Use of the Process Approach for management systems

ISO 9000 Introduction and Support Package: Guidance on the Concept and Use of the Process Approach for management systems Document: S 9000 ntroduction and Support Package: 1) ntroduction Key words: management system, process approach, system approach to management Content 1. ntroduction... 1 2. What is a process?... 3 3.

More information

CMOS CONTROL ENABLED SINGLE-TYPE FET NASIC

CMOS CONTROL ENABLED SINGLE-TYPE FET NASIC CMOS CONTROL ENABLED SINGLE-TYPE FET NASIC Pritish Narayanan, Michael Leuchtenburg, Teng Wang, Csaba Andras Moritz Dept. of Electrical and Computer Engineering University of Massachusetts Amherst MA USA

More information

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli Introduction to VLSI Fabrication Technologies Emanuele Baravelli 27/09/2005 Organization Materials Used in VLSI Fabrication VLSI Fabrication Technologies Overview of Fabrication Methods Device simulation

More information

NANOTECHNOLOGY BACKGROUND

NANOTECHNOLOGY BACKGROUND NANOTECHNOLOGY BACKGROUND Introduction and Overview Nanotechnology is defined as the study of the fundamental laws and theories of atoms and structures that have critical dimensions between 1 and 100 nanometers.

More information

FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING

FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING Hussain Al-Asaad and Alireza Sarvi Department of Electrical & Computer Engineering University of California Davis, CA, U.S.A.

More information