Scientific Research Report Eindhoven University of Technology. Faculty of Electrical Engineering

Size: px
Start display at page:

Download "Scientific Research Report 1994-1998. Eindhoven University of Technology. Faculty of Electrical Engineering"

Transcription

1 Scientific Research Report Eindhoven University of Technology Faculty of Electrical Engineering March 1999

2 Faculty Faculty of Electrical Engineering Scientific research report Table of contents Introduction Section A: Research profile of the faculty Section B: Key data for the faculty Section C: Documentation per programme 5 7 I Information Processing Systems and Networks 2. Electro-Optical Communication 3. Radiocommunication 4. Electronic Devices 5. Electronic Circuit Design 6. Electrical Energy Systems 7. High-Voltage Engineering and Electromagnetic Compatibility 8. Electromagnetics 9. Medical Electrical Engineering 10. Electromechanics and Power Electronics 11. Measurement and Control 12. Design Technology for Electronics Systems 13. Signal Processing Appendix A: Research input and output - faculty totals Appendix B: Discipline protocol Electrical Engineering Appendix C: List ofjournals Appendix D: List of acronyms Scientific research report 3

3 Faculty Faculty of Electrical Engineering Scientific research report Introduction This report describes the scientific research that has been carried out in the period ] at the Faculty ofelectrical Engineering from the Eindhoven University of Technology - TUE. Sections A and B as well as the numerical data (tables 5, 6, and 7) and the lists ofresearch output (sections 14 through 17) in Section C have been produced centrally. Tables 5 and 7 have been generated as follows: 1. For every year and for each rank of academic staff, the total input for research, education, and management and other tasks has been taken as the starting point. 2. For each academic rank, a standardised amount of research input was assigned as agreed upon in the discipline protocol: professors 40%, associate professors and other senior staff 60%, and postdoctoral fellows and junior staff 80%. 3. A fixed amount of the total input, 12.5%, was assigned to management and other tasks. 4. The remaining amount, which represents the personnel capacity for education, was compared to the actual annual educational input determined according to the faculty standards. On the faculty level - but not on each research programme level! - there appeared to be an almost perfect match between the actual educational input and the educational capacity. 5. Finally, for each research programme the educational capacity was substituted by the actual educational input, and, ifnecessary, the 1G research input was changed accordingly. Table 6 and the listsofresearch outputhave been compiled from the Annual Scientific Research Reports. The faculty's Standing Committee for Scientific Research, VCW, whose main task it is to evaluate the faculty research annually, is responsible for the correct ranking ofthe research output into the appropriate categories. In order to have Section C as uniform as possible, the written contributions prepared by each research group were collected and discussed intensively in two VCW meetings, during which the VCW formulated a list with directives and suggestions for improvement. This list was fed back to each programme director, who then had the opportunity to revise the written material for his research programme. Anyway, each programme director is responsible for the final version of sections 8 through 13 of his programme documentation. The VCW has advised the programme leaders to mention under section 12, "Other indicators ofquality and reputation," only those tasks that do not belong to the regular academic activities. Hence, the following items have not been included: member of programme committees, member of thesis defense committees, project leader ofnational projects, examiner at national or international universities, referee or review work, invited talks, management functions. On the other hand, in addition to the items mentioned in the Protocol honorary doctorates, international awards, guest professorships, editorship of learned journals, membership of international editorial committees - the following items have been reported under section 12, as well: chairman of important international conferences, project leader ofimportant international projects, number ofinvited papers, invited visiting scientist, membership of scientific councils or advisory boards. The faculty regrets that the Protocol did not allow us to present a list ofprofessional publications and that the item "Realized designs," which was included in the previous assessment, was not a valid category in the present assessment. Consequently, important professional publications and realized designs apparatus, instruments, devices, integrated circuits, sensors, software products, machines, testing and measuring set-ups, etc. - could not be reported properly. Introduction 5

4 Faculty Faculty of Electrical Engineering Scientific research report Section A: Research profile of the faculty Mission statement The Faculty of Electrical Engineering shares the mission of Eindhoven University of Technology with the addition of the following further specifications: The Faculty carries out high-quality scientific activities meeting international standards and providing relevance to society. The Faculty considers itself to be a guardian of the scientific intellectual inheritance of its field ofinterest. The scientific training in Electrical EngIneering and Information Technology, the two-year training in Technological Design, and the Ph.D. degree courses require both education and research; education and research are equally important and strongly linked to each other. Within the study programmes mentioned, knowledge, insight, and skill can be obtained in all main aspects of Electrical Engineering and Information Technology. The Faculty promotes a balanced selection of education and research, and an equilibrium between fundamental and applied scientific research. In both research as well as education, integration and application ofknowledge plays a significant role. Long-term developments and social issues, as well as many industrial problems and transfer of knowledge to major industry and smaller companies require a multi-disciplinary approach. The Faculty is focusing strong attention on these aspects. Key research themes The faculty's research is grouped around four main themes (see also Section B 2): Information and Communication Systems (s], 5, and 12), Telecommunication Technology and Electromagnetics (s 2, 3, 4, and 8), Measurement and Control Systems (s 9, 10, 11, and 13), and Electrical Power Engineering (s 6 and 7). In co-ordination with other Dutch universities, and in line with the university's main focus on information and communications systems, emphasis has been placed on areas in systems design, micro-electronic (III-V) technology, opto-electronics and optical fibres, medical systems, mobile communication, indoor communication, antenna design, power-electronics, micro-drives, model-based control, and power distribution. In accordance with an agreement between the Faculties of Electrical Engineering in Delft and Eindhoven, the research effort on electrical energy systems was decreased, while that on III-V technology and opto-electronics and optical fibres was increased. In several research schools participating researchers seek for the optimum distribution ofresearch themes to the individual research groups. National and international co-operation Numerous national and international co-operations exist with other universities and research centres, and with industrial laboratories. The faculty participates in councils and working groups, networks, and projects involving partners from all over the world. The faculty contributed to a large number of projects of EU-programmes like ACTS APEX, ACTS BLISS, ACTS FLEXIMACS, ACTS MEDIAN, ACTS UPGRADE, BRITE-EURAM, BlaMED, several COST projects, ESPRIT, apex, and RACE. Within the national scope, the faculty participated in several lops, NWO councils, the Energy Academy, and ProRISC (which co-ordinates and supports research in the area of Systems Design and Signal Research profile 7

5 Faculty Faculty of Electrical Engineering Scientific research report Processing). Most co-operations are at the level ofjoint research projects or the exchange ofknowledge and experience, and are not mentioned explicitly in this document. The following co-operations should be mentioned in particular: COBRA - Communication Technology: Basic Research and Applications, a research school in which many research groups participate and for which the faculty is commissioner; NRC Photonics, one ofthe Dutch top research schools, in which the faculty participates strongly through its participation in COBRA; EIDMA - Euler Institute for Discrete Mathematics and its Applications, a research school with participation of the Radiocommunication group; DISC - Dutch Research Institute for Systems and Control, a research school with participation of the Measurement and Control group; CPS - Centre for Plasma Physics and Radiation Technology, a research school with participation of the High-Voltage Engineering and Electromagnetic Compatibility group; EESI - Eindhoven Embedded Systems Institute, a recently established research institute with participation of the Faculties of Electrical Engineering and of Mathematics and Computing Science. Infrastructural resources The faculty has a number of high-quality research installations of significant value (also in financial terms!) at its disposal. Among those, the III-V laboratory, the computer infrastructure for design, the mm-wave laboratories, the utilities for measurement at plasmas and high-precision measurements in electrical fields, and the laboratory for electromechanics and power electronics should be mentioned in particular. In the near future the research groups participating in COBRA and NRC Photonics will benefit from the cieanroom facilities that are going to be realised on the university campus. Recent reorganisations During the assessment period, the number of chairs has been reduced from 15 to 11. In the 1996 reorganisation, the chairs on Information and Communication Theory and on Electrical Materials were discontinued, and the two research groups were merged with the Radiocommunication and the Electronic Circuit Design group, respectively; at the same time, part of the Electronic Circuit Design group was moved to the Signal Processing group. In 1998 the chair on Electrical Energy Systems became vacant; it had already been decided not to fill the vacancy immediately and to merge the research group with the High-Voltage Engineering and Electromagnetic Compatibility group. Finally, the process ofmerging the chairs on Medical Electrical Engineering and on Signal Processing started at the end of The 13 research programmes in this report reflect the situation after the 1996 reorganisation. Financial flexibility permitting new research policy The scientific staff had to be reduced in number in recent years, due to cut backs of the governmental finances. Funds were allocated dynamically to the chairs on the basis of commitments in education; in addition, a fixed amount was supplied for research. From its direct income the faculty has committed the equivalent of25 Ph.D. students to support research, and a number ofph.d. grants from external sources have been acquired. The faculty is proud to have achieved - in spite ofthe reduction in research input - a substantial increase ofresearch output in almost all categories compared to the assessment period Research profile

6 Faculty Faculty of Electrical Engineering Scientific research report Although the recent reorganisations were initiated by reduction in direct funding, they forced the faculty to focus on a select number of research areas, to look for better co-operations inside and outside the faculty, and to find more multidisciplinary-oriented research themes. The faculty strongly participates in the Research School COBRA and the National Research Combination Photonics, in which new research themes - with corresponding funds - can be found. The same holds for the faculty's participation in the Eindhoven Embedded Systems Institute, and also for the increasing participation in the recently established Faculty of Biomedical Technology. Through its participation in the following programmes of the Stan Ackermans Institute - Centre for Technological Design: information and communication technology, mechatronic design, computer-aided design and manufacture of discrete products, and physical instrumentation, the faculty has strong ties with a wealth of small and large companies. Industry and research institutes show an increasing interest in collaboration with the Faculty of Electrical Engineering. The appointment of highly-qualified part-time professors financed by industry, the foundation of research laboratories on the university campus, and Philips' plans to strengthen its technological and professional activities in Eindhoven by creating a Technology Campus, are just a few examples of new possibilities for the faculty to find research partners to co-operate with. Research policy development and quality control Research policy development and quality control is conducted at two levels: at the level of the research programmes - usually a chair - and at the faculty level. Individual research groups are responsible for developing new ideas, submitting research proposals, seeking external funding, developing and implementing a publication policy, and setting the research standards. They do so in agreement with the scientific director of any Research Schools in which they participate. Formally, the programme director evaluates each ofhis group members annually, and together they set goals for the next year. The Faculty Board and the programme directors meet on a regular basis to discuss the faculty's longterm research policy, and to try and find common topics for collaboration between the different research groups and with research groups outside the faculty. At the faculty level the Standing Committee for Scientific Research, VCW, plays an active role in monitoring research programmes and projects. Each year the VCW compiles a Scientific Research Report in which the ongoing research programmes are described. For each programme both a short review of the past year - along with a description of research input, acquired external funding, co-operations, and a categorized list of scientific output - and short-term plans for the following year are presented by the individual research groups. Each programme is evaluated following a procedure that is similar to the procedure of the five-year assessment, and the same four aspects of academic quality, academic productivity, relevance, and long-term viability of the research programme are taken into account. In its assessment, the VCW relates the results in the past and the short-term plans for the future to the research group's long-term vision, in which the group describes such things as the coherence ofthe programme, the programme's position in the spectrum fundamentalapplication-oriented - development, the programme's position in national and international perspective, the link between the research programme and education, and the group's publication policy with a list of the three most relevant refereed journals and international conferences. A discussion between the VCW Research profile 9

7 Faculty Faculty of Electrical Engineering Scientific research report and each individual programme director is an essential part of the evaluation procedure; a substantial part of this discussion is devoted to the progress of the Ph.D. projects that participate in the research programme. The committee's conclusions are published in a Research Evaluation Report, which is presented to the faculty community during an official presentation. One of the other tasks of the vew is to advise the Faculty Board with respect to the quality of Ph.D. and PostDoc research proposals that will be directly funded by the faculty. Finally, the committee advises the Faculty Board with respect to the long-term research policy. Future developments It is expected that the reduction of direct governmental finances will continue during the coming years. The Faculty Board is in the process of developing a new procedure through which these direct finances should be distributed over the research groups. The new procedure explicitly uses the realized scientific output and the evaluation results as a means to differentiate in the funding between the different research groups. Furthermore, part of the direct budget will be appointed to groups that need or deserve special financing for research. In line with the above, the faculty's strategy is to allocate tasks among faculty members and research groups to strengthen groups with a strong past performance, to provide necessary investments to start promising new research projects, to stimulate publication in international leading journals and conference proceedings, to encourage applications for grants by making available additional funding to successful groups, to stimulate both fundamental and applied research projects, to stimulate international contacts and joint research, to enhance the impact ofthe faculty's research results in industry, industry-related institutes and research institutions. The faculty is going to redesign its educational programme in the next two years. The aim is to design a modem, consistent curriculum in which the university's concept ofproject-oriented and problem-driven education, the novel aspects ofinformation and communication technology, and the possibilities offered by the university's note book project are implemented. 10 Research profile

8 Faculty Faculty of Electrical Engineering Scientific research report Section B: Key data for the faculty la. University Eindhoven University of Technology - TUE lb. Faculty Faculty ofelectrical Engineering 2. Departments Information and Communication System - ICS - Information Processing Systems and Networks - EB - Electronic Circuit Design - EEB - Design Technology for Electronics Systems - ES Telecommunication Technology and Electromagnetics - TTE - Electro-Optical Communication - ECO - Radiocommunication - ECR - Electronic Devices - EEA - Electromagnetics - EM Measurement and Control Systems - MBS - Medical Electrical Engineering - EME - Electromechanics and Power Electronics - EMV - Measurement and Control - ER - Signal Processing - ESP Electrical Power Engineering - EVT - Electrical Energy Systems - EG - High-Voltage Engineering and Electromagnetic Compatibility - EHC 3. Research institutes: commissioner Eindhoven Embedded Systems Institute - EESI 4a. Research schools: commissioner Communication Technology: Basic Research and Applications - COBRA 4b. Research schools: participant Dutch Research Institute for Systems and Control- DISC Euler Institute for Discrete Mathematics and its Applications - EIDMA Centre for Plasma Physics and Radiation Technology - CPS Key data 11

9 Faculty Faculty of Electrical Engineering Scientific research report 5. Education programmes Electrical Engineering Information Technology 6a. Income direct funding NWOfunding contract research 6b. Costs personnel costs other costs kf kf 657 kf 3651 kf kf a. Human resources 1998 academic staff supporting staff 157 persons / 56 persons / fte 50.3 fte 7b. Students 1998 Electrical Engineering Information Technology 372 (363 full-time, 9 part-time) 48 (full-time) 8. Summary of research programmes Input of academic staff in 1998 (in fte) nr short title fte 1 Information Processing Systems and Networks Electro-Optical Communication Radiocommunication Electronic Devices Electronic Circuit Design Electrical Energy Systems High-Voltage Engineering and Electromagnetic Compatibility Electromagnetics Medical Electrical Engineering Electromechanics and Power Electronics Measurement and Control Design Technology for Electronics Systems Signal Processing 5.0 Total research input of academic staff in Data taken from rue Financiele overzichten perbe The 1998 data were not available at the time that this document had to be printed. It shouldbe noted that a substantial amount of 2G and 3G funding and costs does not show up in the university administration. 12 Key data

10 Faculty Faculty of Electrical Engineering Scientific research report Section C: Documentation per programme 1. Information Processing Systems and Networks 2. Electro-Optical Communication 3. Radiocommunication 4. Electronic Devices 5. Electronic Circuit Design 6. Electrical Energy Systems 7. High-Voltage Engineering and Electromagnetic Compatibility 8. Electromagnetics 9. Medical Electrical Engineering 10. Electromechanics and Power Electronics II. Measurement and Control 12. Design Technology for Electronics Systems 13. Signal Processing documentation 13

11 director Information Processing Systems and Networks Prof.ir. M.PJ. Stevens EB 1 EB Information Processing Systems and Networks Information Processing Systems and Networks 15

12 director Information Processing Systems and Networks Prof.ir. M.P.1. Stevens EB 1 EB Acronyms API APS ASIC ATM BDD CAD CAN/CAL COBRA CORBA CPLD DC-BDD DSP EESI ERASMUS ETSI FPGA HW/SW IDASS IN IP IWT PCO PDH PLD POOSL SDL SDH SHE SHESIM TEMPUS TINA TPG VLSI VM WDM Application Program Interface Automatic Protection Switching Protocol Application Specific Integrated Circuit Asynchronous Transfer Mode Binary Decision Diagram Computer Aided Design Controler Area Network / Controler Area Layer Communication Technology: Basic Research and Applications Common Object Broker Architecture Complex Programmable Logic Device Don't Care - Binary Decision Diagram Digital Signal Processor Eindhoven Embedded Systems Institute European Community Action Scheme for the Mobility of University Students European Telecommunications Standards Institute Field Programmable Gate Array Hardware/Software Interactive Design and Simulation System Intelligent Networks Internet Protocol Vlaams Insitituut voor de Bevordering van het Wetenschappelijk-Technologisch Onderzoek in de Industrie Point of Control and Observation Plesiochronous Digital Hierarchy Programmable Logic Device Parallel Object Oriented Specification Language System Description Language Synchronous Digital Hierarchy Software/Hardware Engineering Software/Hardware Engineering Simulator Trans-European Mobility Scheme for University Studies Telecommunications Information Network Architecture Test Pattern Generator Very Large Scale Integration Virtual Memory Wavelength Division Multiplexing 16 Information Processing Systems and Networks

13 director Information Processing Systems and Networks Prof.ir. M.PJ. Stevens EB 1. Full title: Information Processing Systems and Networks 2. Subprogrammes 1 EB 1. Design methodology 2. Design and optimisation of digital circuits 3. Architecture and design of processors and computer networks 4. Tele/data communication, exchanges and networks 3. members 3.1. Design methodology Prof.ir. M.PJ. Stevens Drjr. L. J6zwiak Drjr. D.R Dams Ddng P.H.A. van der Putten Ddr. AC. Verschueren Drjr. J.P.M. Voeten Dr. N. Sidorova professor associate professor assistant professor assistant professor assistant professor assistant professor postdoctoral fellow since until 3.2. Design and optimisation of digital circuits Ddr. L. J6zwiak Prof.dr. M.A Perkowski since until associate professor postdoctoral fellow Architecture and design of processors and computer networks Prof.ir. M.P.J. Stevens Prof.ddr. RJ. van de Plassche Prof.ir. M.T.M. Segers Ddr. L. J6zwiak Drjr. AC. Verschueren Dr. A Fortas professor part-time professor part-time professor associate professor assistant professor postdoctoral fellow since until Tele/data communication, exchanges and networks Profjr. M.P.J. Stevens Prof.drjr. D.R van de Dool Prof.ir. J. de Stigter Ir. MJ.M. van Weert Drjng P.H.A. van der Putten Drjr. J.P.M. Voeten professor part-time professor part-time professor associate professor assistant professor assistant professor since until documentation 17

14 director Information Processing Systems and Networks Prof.ir. M.P.J. Stevens EB 1 EB 4. Key words design methodology, system-level design, hardware/software co-design, synthesis, communicating systems, distributed systems, real-time processing, parallel processing, (formal) description languages, performance evaluation, embedded software, object oriented analysis, formal verification, communication protocols, communication networks, exchanges, ASICs, system-on-a-chip 5. Research input ofacademic staff lite ~ ~ wpl AiO/OiO other wp2 AiO/OiO other wp3 AiO/OiO other total 6.5 I 6.7 I 5.5 I 5.1 I 7.3 [}IJ] Main sources for contract and similar research ASML, Veldhoven Buhrs, Zaandam ECL, Capelle aid Ussel Ericsson, Rijen Ellips, Eindhoven IBM Research Laboratory, Zurich (Switzerland) IntraCom, Athens (Greece) KPN Research, Leidschendam Lucent, Nieuwegein Lucent Technologies (Bell Laboratories), Huizen OCE, Venlo Mextal, Nuenen Pijnenburg Micro-electronics and Software bv, Vught Philips BTS, Breda Philips Research Laboratory, Eindhoven Philips Semiconductors, Eindhoven Philips Semiconductors, Sunnyvale (USA) Swisscom Corporate Technology, Bern (Switzerland) TNO-Industry, Eindhoven TNO-TPD, Delft VTT-Electronics, Oulu (Finland) 18 documentation

15 director Information Processing Systems and Networks Profjr. M.P.1. Stevens EB 6. Research output I number ~ 1994 I ]995 I ]996 I ]997 I ]998 ~ total I dissertations academic journal I refereed 1 6 I 8 publications articles I non-refereed I 1 books 1 ] 2 book chapters proceedings contributions SAl reports professional publications patents EB 7. Composition of research input ofacademic staff in 1998 ~ wp2 liif] total I professor (hgl) associate professor (uhd) other senior staff (ud) postdoctoral fellows junior staff (AiO, OiO) other junior staff I fte IL-t_ot_aJ 8. design in brief Mission statement ---'~ Research on fundamental problems in the system design and implementation of computer and telecommunication, developmentoftheories, methodologies and tools, and the validation ofresearch results in industrial applications. The programme encompasses research on fundamental problems in the design and implementation of computer and communication systems and the validation of research results in industrial design. These systems can be real-time systems, distributed systems, embedded systems, multimedia systems or telecommunication networks. They perform many concurrent tasks in a real-time environment such as COllecting, storing, processing, transporting, routing and presenting information. The development of supporting design techniques does not keep pace with the growth of complexity of such systems. New techniques must be developed that enable design on a new higher level ofabstraction. Exploration of analysis and design methodologies for such systems requires a broad knowledge of paradigms, conceptual solutions, architectures and design techniques on various levels of abstraction between specification and implementation. The focus of the research is on design methodology and design tools. This is a common factor in a variety of strongly interacting fields that are explored simultaneously, such as requirements analysis, formal behaviour description, system-level synthesis, optimisation, simulation, testing, verification and validation. Methodology research is performed based on activities in the fields of processor architecture, (real-time) operating systems, communication protocols and communication switches. Research results lone joint proceedings contribution with programme 3. Radiocommunication documentation 19

16 director Information Processing Systems and Networks Prof.ir. M.P.J. Stevens EB 1 EB are validated for their industrial applicability to design of new processor architectures, distributed computer systems in embedded applications, control applications, and telecommunication networks Design methodology Research focuses on formal system-level modelling techniques for mixed HW/SW systems. Automation and verification for current design complexity conflicts with computability. This project delivers methods for the creation of formal, executable behaviour specifications that allow system properties to be analysed, simulated, validated and verified. Results can be used for the improvement of industrial system-level design of complex systems Design and optimisation of digital circuits Research focuses on theory and tools for modelling, analysis, synthesis and optimisation of digital circuits. Decomposition, quality-driven design methodologies, graph and diagram based methods, and design-space exploration methods can be used to design and implement systems in ASICs, (C)PLDs and FPGAs Architecture and design of processors and computer networks Research focuses on architecture design methods and tools for register transfer and algorithmic behaviour level. The goal is development of interactive modelling, verification, and conversion tools to commercial hardware synthesis tools. Results can be used for system studies and automatic synthesis Tele/data communication, exchanges and networks Research aims at modelling, simulation, and verification of communication interfaces and protocols. Topics are standardisation, performance analysis, queuing and blocking problems. Results can be used for design of telecommunication systems and for distributed embedded systems. Co-operating Universities Las Palmas University (Spain) Linkoping University (Sweden) Portland State University (USA) University of Queensland (Australia). Warsaw University of Technology (Poland) 9. Overview of academic results 9.1. Design methodology The development of languages and supporting tools is the base for system-level modelling of mixed HW/SW systems. A powerful formal specification language (POOSL) has been developed that can describe complex systems in terms of concurrently behaving objects communicating by passing messages. A modelling and simulation tool (SHESIM) has been developed allowing system properties to be analysed, simulated, validated and verified before this system is actually being realised. Design errors can be detected in an early phase preventing design iterations. The project integrates the exploration of specification and design languages, design language concepts, computational paradigms, 20 documentation

17 director Information Processing Systems and Networks Prof.ir. M.PJ. Stevens EB transformational design, real-time and distributed computing, operating systems and object-oriented programming. 1 EB Methods and tools for system-level performance evaluation have been implemented to compare system architectures allowing retrieval of performance metrics (e.g. throughput of communication channels or the average amount ofmessages in a buffer). POOSL has been extended with probabilisticdata objects enabling the description of stochastic behaviour. SHESIM has been extended with the capabilities to analyse stochastically, the mean interarrival times of messages on communication channels. System-level software synthesis focuses on creation of software for embedded, general purpose, processors, starting from a system-level specification in POOSL. The synthesised software should meet real-time constraints, handle distributed communication, and perform real-time garbage collection. It willallowfaster performanceevaluation and helpquickerformal verification ofspecifications. Software synthesis is split in synthesising the distributed processes (scheduling), synthesising data used by the processes, and garbage collection. Real-time garbage collection (Mark-sweeplReference counting) is available. The synthesis method is based on process execution trees has been completed. Generated software acts in close conjunction with hardware originating from the same system-level specification. The object-oriented method (SHE) and tools for analysis and specification aim at development of distributed real-time HW/SW systems. Together with system-level design approaches, consistent analysis methods prepare all information necessary for formal behaviour description on system-level. Research on concepts for object-oriented analysis uses meta-modelling techniques helping to specify tools for visualising analysis concepts. Formal verification ofthe correctness ofa candidate design is checking the design to formally specified requirements. Research concerns the correctness of the design trajectory, from abstract model to concrete realisation. Current verification activities aim at the integration of techniques and tools for state-space exploration into the SHE methodology. SHESIM has been extended with the ability to verify correctness properties during simulation (checking larger systems non-exhaustive). An algorithm translates properties, expressed in the logic Linear Temporal Logic into finite state automata that can be used as monitors during system simulationsallowing automatic validation ofthe correctness ofcomplex systems. Work has been done on the construction of timed automata that can serve as monitors suitable for the verification ofreal-time systems. It is being investigated how SHESIM can be coupled to existing exhaustive model checkers (e.g. SPIN). Another line focuses verification of real-time properties and the use of abstraction techniques. Testing and debugging HW/SW systems is constrained by internal system operations (event ordering, interleaved process execution, timing dependencies and non-determinism) that are difficult to observe and control. A test & debug method has been developed that improves the controllability and observability of internal system behaviour. The goal is to verify the system's behaviour of an implementation conforms the specification. Our method concentrates on non reproducible faulty communication and synchronisation protocols, faulty mutual exclusive access to shared data or resources, faulty process scheduling, deadlocks, race conditions and faulty interrupt handling. A generic architecture model for systems (consisting of application software, system software, hardware nucleus, applications-specific hardware and communication interfaces) has been defined, providing visibility into the communication of the architecture model and the state information of software processes and hardware components. The key element ofthe method is the insertion ofpcos in a system specification. A formal analysis method on the interference of PCOs has been developed using process algebra. The Interactive Design and Simulation System project focuses on methods and tools increasing ASIC designer's productivity. The design tool IDaSS supporting register level and algorithmic level design documentation 21

18 --~-~ University Information Processing Systems and Networks director Prof.ir. M.P.I. Stevens EB 1 EB and simulation has been created. By integrating design and simulation a designer gets instant feedback on design decisions. The approach helps the designer by automating conversions between design tools with 'expert system'-like rule-bases. The rule-bases that are used to automatically generate synthesisable descriptions of register level designs have been refined. Research on CAD frameworks resulted in support for three design management sub-activities: design data, design tool, and design flow management. The design management component of a CAD framework is a dynamic system that is updated regularly, for instance by the addition of new tools or design flows. The result of this project is a detailed CAD framework model that can be used to reason about CAD frameworks and can serve as a guideline for the implementation ofsuch systems. The model is used to show how aspects like framework completeness can be implemented. Support is provided to design management system developers to handle their data, tools and flows Design and optimisation of digital circuits Research on quality-driven design for digital circuits resulted in: a new definition of quality, a new paradigm of quality-driven design, a methodology for quality-driven design space exploration, and an analysis of some implications of the quality-driven design for design modelling, design languages, design reuse, and (semi-) automatic design methods and tools. The project on generaldecomposition ofdiscrete (binary andmultiple-valued) relations,functions and sequential machines aims at the development of general decomposition theory, methods and prototype tools for logic synthesis. It resulted in a theory for general decomposition, information relationships and measures, and a decomposition methodology and the decomposition tool DEMAIN. A developing method for near optimal state-assignment oflarge sequential machines improves the circuit's parameters as area, speed etc. Commercially tools are targeted to two-level logic. We target to obtain a decompositional state-assignment method targeted to multiple-level logic. The decomposition and synthesis ofmultiple-output combinatorial circuit project develops methods and tools for general (functional) decomposition of (binary and multiple valued) relations and functions into multiple-output combinatorial circuits. A tool for FPGAs (LUTSYN) has been developed. A development method and prototype tool for architecture and logic synthesis of the applicationspecific embedded controllers is developed for controllers that must satisfy specific physical requirements (high speed, small dimensions, and high reliability). The results will be applied to programmable logic devices produced in small series. Work on test-pattern generation for combinatorial circuits with use of DC-BDDs (Term Trees) resulted in a TPG-method and a prototype TPG-tool for ANDIEXOR circuits (XTESTPG) Architecture and design of processors and computer networks This research project on architecture design focuses on the study and creation of advanced modular processor architectures. Resulting architectures allow industry to utilise the capabilities of modern ASIC design technologies. Several methods to implement multiprocessing (multiple tasks running in parallel) and super scalar processing (multiple instructions per clock cycle), together with the necessary communication and scheduling methods are being investigated. The following architecture studies have been performed: Multiprocessor CAN/CAL Protocol Controller (bit-level communication protocol processor, high-level protocol processor, user application processor, and a set of interconnected re-usable 22 documentation

19 director Information Processing Systems and Networks Prof.ir. M.PJ. Stevens EB modules) allows modification ofits protocol and/or application processor configuration. Integrated Multiprocessor Architecture (set of general-purpose processors and a set of shared co-processors for handling complex instructions, connected by two communication networks to transfer commands and results between the two sets). RE.A.L. DSP (capable of executing the equivalent of several 'normal' instructions in parallel). Co-Processor Array video processor. This video processor contains a reconfigurable set of special-purpose and general-purpose processing units, interconnected by a high-speed data packet switching network. 1 ED In research on system design philosophiesa VHDL modellingstrategy for parallel processes in hardware has been developed with the capability of performance analysis. A hardware software co-design strategy for implementation of the implementation of high-speed protocol engines has been developed. A study was performed on adaptive main memories. Fundamental gains in memory performance are achieved by studying how memory reference properties of programs match the architectural and technological characteristics of the memory system. A main memory design has been developed with a tighter coupling between software, cache and main memory. It is used to dynamically adapt main memory operations to the memory reference characteristics of programs, and cache controllers. The design is embedded within the concept of an adaptive main memory, which includes the specification of an adjustable address mapping function, definition of the adaptation targets, a set of adaptation algorithms, and models for representing memory access traffic characteristics. In the project data compression in VLSI, a "Lossless data compression integrated circuit" has been developed. Currently a design of the "VLSI implementation of a context tree weighing algorithm in VLSI" is in development in co-operation with the Radiocommunication group of the TUE. Thealgorithms in hardwareproject focuses on hardware implementation structures for computationally complex algorithms with intrinsic parallelism and with operations not available in general-purpose processors. Implementation of such operations in hardware, the usage of the appropriate applicationspecific memory systems and massively parallel processing schemes enable improvement of the computation speed. A re-configurable hardware accelerator for fast computations in multiple-valued logic and software for automated synthesis of interleaved memory systems have been implemented. The automatic analysis, synthesis and selection of design-alternatives project aims at developing of methods for an effective (semi-) automatic design space exploration, i.e. modelling, construction, analysis and selection of design alternatives. At the system-level it is a practical approach for HW/SW co-design. A prototype interactive HW/SW co-design tool (InCo) has been developed and implemented Tele/data communication, exchanges and networks The protocol verification project aims at research on formal specification and verification. Transport continuity by protection switching for SDH was modelled. A formal POOSL system model enabled successful verification. Eight different fundamental problems could be observed, among which a deadlock problem and faults in the ETSI specification of the APS. The results are a working simulation model and proposed solutions for the problems found during the project. An information model has been designed for the management of WDM optical transport networks. Based on this model the communication structure for transport of management and control information has been developed. Besides communication between network elements, communication with a central management system has been described in relation with its use for SDH, PDH, ATM and IP networking. documentation 23

20 director Information Processing Systems and Networks Prof.ir. M.P.1. Stevens EB 1 EB Result is a management system design for an optical network demonstrator. A related project focussed on a simulation model of a management subsystem for an optical network. It aims at a functional model for the control ofoptical fibre networks that use WDM techniques. There are fundamental shortcomings in the control concepts for co-operating optical devices that form networks. A balanced concept for electrical versus optical treatment and transport ofcontrol data must be developed. Formal specifications in POOSL will be used to verify proposed control concepts. CORBA is a standard for distributed computing based on an object-oriented approach. Complex applications can be build with a distributed object-oriented technology using CORBA. The research aspect was on the combination of proven and new software implementation technologies and let them communicate platform independent via CORBA. The project demonstrated how complex systems can be built using CORBA to couple distributed implementations in both Java and Smalltalk. In the intelligent networks project applicability of the Telecommunications Information Network Architecture model for the implementation of new services has been studied. The client-server relation between the communication network and the control network has been inverted here compared to the classic IN. The TINA-architecture enables fast implementation of services. The absence of standardised API causes encapsulation to be difficult. The development of services by and usage of services from third parties fail in most cases. Simultaneously a study was done to what extent the use of Java will simplify the taking up of new services in IN. The link with the existing IN-system is a limiting factor. Different philosophies about control/management cause problems in this linking field. In a demonstration project on a Multimedia Service on the new TINA platform has been developed to enable fast development and reuse of services for the telecommunication market. Result of the project is a Desktop Presentation Service integrated in Desktop Video Conferencing and a stand-alone version that shows TINA's qualities for rapid service development. A project on Chipcards in Intelligent Network Services has been performed that aims at extension of the IN standard. As a result a demonstrator has been realised. It implements abbreviated dialling service, account card calling service and universal personal telecommunications service. A project on Parallel services for IN with Java has been performed aiming at the use of Java in the environment of the AXE-lO switching machine for INs. So far C++ and Plex were used to implement central services on an AXE-VM platform. Results are a transparent communication between Java-VM and AXE-VM, Java is integrated in IN by development of a service independent building block. At both the IN, and the Java side a standard service creation environment for Java services has been developed. Research was done on the system aspects and architecture and design ofnext generationpacketswitches for ATM networks. Research on switch architectures and performance studies has been continued. Currently we are interested in architecture and performance, and applied SHE as simulation tool for packet switch fabrics. 10. development The research presented here evolved from rather broad in 1994 to focussed in Initially we explored digital systems and computer communication with a focus on design, architecture, test and optimisation. We felt a strong need for streamlining. Since 1997 this effort became visible. We developed a very successful programme on methodology for complex communication systems. This programme is well balanced now. It combines more fundamental long-term research with applicable strategic research. We managed to take on new staff members with a background in theoretical computer science. This enables co-operation with the Computer Science Department and the Institute for Programming research and Algorithmics. We constrained the rather broad application area. The focus is more on design of communication systems and distributed embedded systems. This enabled a fine integration of our 24 documentation

Architectures and Platforms

Architectures and Platforms Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation

More information

COEN-4720 Embedded Systems Design Lecture 1 Introduction Fall 2016. Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University

COEN-4720 Embedded Systems Design Lecture 1 Introduction Fall 2016. Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University COEN-4720 Embedded Systems Design Lecture 1 Introduction Fall 2016 Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University 1 Outline What is an Embedded System (ES) Examples

More information

FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University

FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University 2 Table of Contents: Page I. Introduction 1 II. Philosophy of the Program 2 III. Aims of the Program 2 IV.

More information

Master of Science in Computer Science

Master of Science in Computer Science Master of Science in Computer Science Background/Rationale The MSCS program aims to provide both breadth and depth of knowledge in the concepts and techniques related to the theory, design, implementation,

More information

3TU Master of Science in Systems and Control. An essential engineering qualification for future decades

3TU Master of Science in Systems and Control. An essential engineering qualification for future decades 3TU Master of Science in Systems and Control An essential engineering qualification for future decades The challenge of Systems and Control As the complexity and importance of our many industrial structures

More information

Reconfigurable Architecture Requirements for Co-Designed Virtual Machines

Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada ken@unb.ca Micaela Serra

More information

General syllabus for third-cycle studies in Electrical Engineering TEEITF00

General syllabus for third-cycle studies in Electrical Engineering TEEITF00 1 Faculty of Engineering/LTH General syllabus for third-cycle studies in Electrical Engineering TEEITF00 The syllabus was approved by the Board of the Faculty of Engineering/LTH 22 March 2013 and most

More information

MEng, BSc Applied Computer Science

MEng, BSc Applied Computer Science School of Computing FACULTY OF ENGINEERING MEng, BSc Applied Computer Science Year 1 COMP1212 Computer Processor Effective programming depends on understanding not only how to give a machine instructions

More information

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001 Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering

More information

SYSTEMS, CONTROL AND MECHATRONICS

SYSTEMS, CONTROL AND MECHATRONICS 2015 Master s programme SYSTEMS, CONTROL AND MECHATRONICS INTRODUCTION Technical, be they small consumer or medical devices or large production processes, increasingly employ electronics and computers

More information

MEng, BSc Computer Science with Artificial Intelligence

MEng, BSc Computer Science with Artificial Intelligence School of Computing FACULTY OF ENGINEERING MEng, BSc Computer Science with Artificial Intelligence Year 1 COMP1212 Computer Processor Effective programming depends on understanding not only how to give

More information

Doctor of Philosophy in Computer Science

Doctor of Philosophy in Computer Science Doctor of Philosophy in Computer Science Background/Rationale The program aims to develop computer scientists who are armed with methods, tools and techniques from both theoretical and systems aspects

More information

Poznan University of Technology Faculty of Electrical Engineering

Poznan University of Technology Faculty of Electrical Engineering Poznan University of Technology Faculty of Electrical Engineering Contact Person: Pawel Kolwicz Vice-Dean Faculty of Electrical Engineering pawel.kolwicz@put.poznan.pl List of Modules Academic Year: 2015/16

More information

Doctor of Philosophy in Systems Engineering

Doctor of Philosophy in Systems Engineering Doctor of Philosophy in Systems Engineering Coordinator Michael P. Polis Program description The Doctor of Philosophy in systems engineering degree program is designed for students who plan careers in

More information

I m connecting hard-to-reach places

I m connecting hard-to-reach places GRADUATE SCHOOL 2015-2016 I m connecting hard-to-reach places Graduate program Graduate program has become an essential part of people s lives. It involves solving a wide range of problems relating to

More information

The Emerging Trends in Electrical and Computer Engineering

The Emerging Trends in Electrical and Computer Engineering 18-200 Fall 2006 The Emerging Trends in Electrical and Computer Engineering Hosting instructor: Prof. Jimmy Zhu; Time: Thursdays 3:30-4:20pm; Location: DH 2210 Date Lecturer Lecture Contents L01 08/31

More information

Masters in Human Computer Interaction

Masters in Human Computer Interaction Masters in Human Computer Interaction Programme Requirements Taught Element, and PG Diploma in Human Computer Interaction: 120 credits: IS5101 CS5001 CS5040 CS5041 CS5042 or CS5044 up to 30 credits from

More information

Information and Communications Technology Courses at a Glance

Information and Communications Technology Courses at a Glance Information and Communications Technology Courses at a Glance Level 1 Courses ICT121 Introduction to Computer Systems Architecture This is an introductory course on the architecture of modern computer

More information

ELECTRICAL ENGINEERING

ELECTRICAL ENGINEERING EE ELECTRICAL ENGINEERING See beginning of Section H for abbreviations, course numbers and coding. The * denotes labs which are held on alternate weeks. A minimum grade of C is required for all prerequisite

More information

School of Computer Science

School of Computer Science School of Computer Science Computer Science - Honours Level - 2014/15 October 2014 General degree students wishing to enter 3000- level modules and non- graduating students wishing to enter 3000- level

More information

Masters in Artificial Intelligence

Masters in Artificial Intelligence Masters in Artificial Intelligence Programme Requirements Taught Element, and PG Diploma in Artificial Intelligence: 120 credits: IS5101 CS5001 CS5010 CS5011 CS4402 or CS5012 in total, up to 30 credits

More information

Masters in Computing and Information Technology

Masters in Computing and Information Technology Masters in Computing and Information Technology Programme Requirements Taught Element, and PG Diploma in Computing and Information Technology: 120 credits: IS5101 CS5001 or CS5002 CS5003 up to 30 credits

More information

Masters in Advanced Computer Science

Masters in Advanced Computer Science Masters in Advanced Computer Science Programme Requirements Taught Element, and PG Diploma in Advanced Computer Science: 120 credits: IS5101 CS5001 up to 30 credits from CS4100 - CS4450, subject to appropriate

More information

The Department of Electrical and Computer Engineering (ECE) offers the following graduate degree programs:

The Department of Electrical and Computer Engineering (ECE) offers the following graduate degree programs: Note that these pages are extracted from the full Graduate Catalog, please refer to it for complete details. College of 1 ELECTRICAL AND COMPUTER ENGINEERING www.ece.neu.edu SHEILA S. HEMAMI, PHD Professor

More information

International Workshop on Field Programmable Logic and Applications, FPL '99

International Workshop on Field Programmable Logic and Applications, FPL '99 International Workshop on Field Programmable Logic and Applications, FPL '99 DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconægurable Systems? Kiran Bondalapati and

More information

Masters in Networks and Distributed Systems

Masters in Networks and Distributed Systems Masters in Networks and Distributed Systems Programme Requirements Taught Element, and PG Diploma in Networks and Distributed Systems: 120 credits: IS5101 CS5001 CS5021 CS4103 or CS5023 in total, up to

More information

DESIGN AND VERIFICATION OF LSR OF THE MPLS NETWORK USING VHDL

DESIGN AND VERIFICATION OF LSR OF THE MPLS NETWORK USING VHDL IJVD: 3(1), 2012, pp. 15-20 DESIGN AND VERIFICATION OF LSR OF THE MPLS NETWORK USING VHDL Suvarna A. Jadhav 1 and U.L. Bombale 2 1,2 Department of Technology Shivaji university, Kolhapur, 1 E-mail: suvarna_jadhav@rediffmail.com

More information

DEGREE PLAN INSTRUCTIONS FOR COMPUTER ENGINEERING

DEGREE PLAN INSTRUCTIONS FOR COMPUTER ENGINEERING DEGREE PLAN INSTRUCTIONS FOR COMPUTER ENGINEERING Fall 2000 The instructions contained in this packet are to be used as a guide in preparing the Departmental Computer Science Degree Plan Form for the Bachelor's

More information

COURSE CATALOGUE 2013-2014

COURSE CATALOGUE 2013-2014 COURSE CATALOGUE 201-201 Field: COMPUTER SCIENCE Programme: Bachelor s Degree Programme in Computer Science (Informatics) Length of studies: years (6 semesters) Number of ECTS Credits: 180 +0 for the B.Sc.

More information

James B. Fenwick, Jr., Program Director and Associate Professor Ph.D., The University of Delaware FenwickJB@appstate.edu

James B. Fenwick, Jr., Program Director and Associate Professor Ph.D., The University of Delaware FenwickJB@appstate.edu 118 Master of Science in Computer Science Department of Computer Science College of Arts and Sciences James T. Wilkes, Chair and Professor Ph.D., Duke University WilkesJT@appstate.edu http://www.cs.appstate.edu/

More information

System Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems)

System Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems) System Design&Methodologies Fö 1&2-1 System Design&Methodologies Fö 1&2-2 Course Information System Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems) TDTS30/TDDI08

More information

Computer Engineering as a Discipline

Computer Engineering as a Discipline Computing Curriculum Computer Engineering Curriculum Report Chapter 2 Computer Engineering as a Discipline T his chapter presents some of the characteristics that distinguish computer engineering from

More information

Computer Science. General Education Students must complete the requirements shown in the General Education Requirements section of this catalog.

Computer Science. General Education Students must complete the requirements shown in the General Education Requirements section of this catalog. Computer Science Dr. Ilhyun Lee Professor Dr. Ilhyun Lee is a Professor of Computer Science. He received his Ph.D. degree from Illinois Institute of Technology, Chicago, Illinois (1996). He was selected

More information

NATIONAL SUN YAT-SEN UNIVERSITY

NATIONAL SUN YAT-SEN UNIVERSITY NATIONAL SUN YAT-SEN UNIVERSITY Department of Electrical Engineering (Master s Degree, Doctoral Program Course, International Master's Program in Electric Power Engineering) Course Structure Course Structures

More information

Master s Program in Information Systems

Master s Program in Information Systems The University of Jordan King Abdullah II School for Information Technology Department of Information Systems Master s Program in Information Systems 2006/2007 Study Plan Master Degree in Information Systems

More information

Digital Systems Design! Lecture 1 - Introduction!!

Digital Systems Design! Lecture 1 - Introduction!! ECE 3401! Digital Systems Design! Lecture 1 - Introduction!! Course Basics Classes: Tu/Th 11-12:15, ITE 127 Instructor Mohammad Tehranipoor Office hours: T 1-2pm, or upon appointments @ ITE 441 Email:

More information

Bachelor Degree in Informatics Engineering Master courses

Bachelor Degree in Informatics Engineering Master courses Bachelor Degree in Informatics Engineering Master courses Donostia School of Informatics The University of the Basque Country, UPV/EHU For more information: Universidad del País Vasco / Euskal Herriko

More information

Embedded Systems Design

Embedded Systems Design Master of Science in Embedded Systems Design Embedded Systems Design The Master of Science in Embedded Systems Design is promoted by ALaRI (Advanced Learning and Research Institute), in association with

More information

Course Name Course S15 F15 S16 F16 S17 Introduction to Electrical and Computer 18100 X X X X X Engineering

Course Name Course S15 F15 S16 F16 S17 Introduction to Electrical and Computer 18100 X X X X X Engineering 3 Year ECE Course Rollout for 2015 2017 (updated April 2015) All parts of the rollout are subject to updates. For course descriptions, please refer to http://www.ece.cmu.edu/courses/course homepages.html

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

Study Plan Masters of Science in Computer Engineering and Networks (Thesis Track)

Study Plan Masters of Science in Computer Engineering and Networks (Thesis Track) Plan Number 2009 Study Plan Masters of Science in Computer Engineering and Networks (Thesis Track) I. General Rules and Conditions 1. This plan conforms to the regulations of the general frame of programs

More information

SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR

SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR MASTER OF SCIENCE IN ELECTRICAL ENGINEERING (MS EE) FIRST YEAR Elective 3 Elective 3 Elective 3 Seminar Course (EE 296) 1 TOTAL 12 TOTAL 10 SECOND YEAR Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300)

More information

Questions? Assignment. Techniques for Gathering Requirements. Gathering and Analysing Requirements

Questions? Assignment. Techniques for Gathering Requirements. Gathering and Analysing Requirements Questions? Assignment Why is proper project management important? What is goal of domain analysis? What is the difference between functional and non- functional requirements? Why is it important for requirements

More information

Depth and Excluded Courses

Depth and Excluded Courses Depth and Excluded Courses Depth Courses for Communication, Control, and Signal Processing EECE 5576 Wireless Communication Systems 4 SH EECE 5580 Classical Control Systems 4 SH EECE 5610 Digital Control

More information

Application of UML in Real-Time Embedded Systems

Application of UML in Real-Time Embedded Systems Application of UML in Real-Time Embedded Systems Aman Kaur King s College London, London, UK Email: aman.kaur@kcl.ac.uk Rajeev Arora Mechanical Engineering Department, Invertis University, Invertis Village,

More information

Decomposition into Parts. Software Engineering, Lecture 4. Data and Function Cohesion. Allocation of Functions and Data. Component Interfaces

Decomposition into Parts. Software Engineering, Lecture 4. Data and Function Cohesion. Allocation of Functions and Data. Component Interfaces Software Engineering, Lecture 4 Decomposition into suitable parts Cross cutting concerns Design patterns I will also give an example scenario that you are supposed to analyse and make synthesis from The

More information

Architecture of distributed network processors: specifics of application in information security systems

Architecture of distributed network processors: specifics of application in information security systems Architecture of distributed network processors: specifics of application in information security systems V.Zaborovsky, Politechnical University, Sait-Petersburg, Russia vlad@neva.ru 1. Introduction Modern

More information

CSEN301 Embedded Systems Trimester 1

CSEN301 Embedded Systems Trimester 1 Victoria University of Wellington (VUW) course offering for NZ-EU Joint Mobility Project Novel Sensing Technologies and Instrumentation in Environmental Climate Change Monitoring 1. General The Victoria

More information

SDR Architecture. Introduction. Figure 1.1 SDR Forum High Level Functional Model. Contributed by Lee Pucker, Spectrum Signal Processing

SDR Architecture. Introduction. Figure 1.1 SDR Forum High Level Functional Model. Contributed by Lee Pucker, Spectrum Signal Processing SDR Architecture Contributed by Lee Pucker, Spectrum Signal Processing Introduction Software defined radio (SDR) is an enabling technology, applicable across a wide range of areas within the wireless industry,

More information

Master Specialization in Digital Design: Design and Programming of Embedded Systems

Master Specialization in Digital Design: Design and Programming of Embedded Systems Master Specialization in Digital Design: Design and Programming of Embedded Systems Jan Schmidt, Ph.D. Department of Digital Design Faculty of Information Technology Czech Technical University in Prague

More information

Rapid System Prototyping with FPGAs

Rapid System Prototyping with FPGAs Rapid System Prototyping with FPGAs By R.C. Coferand Benjamin F. Harding AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO Newnes is an imprint of

More information

Master of Science (Electrical Engineering) MS(EE)

Master of Science (Electrical Engineering) MS(EE) Master of Science (Electrical Engineering) MS(EE) 1. Mission Statement: The mission of the Electrical Engineering Department is to provide quality education to prepare students who will play a significant

More information

List of courses MEngg (Computer Systems)

List of courses MEngg (Computer Systems) List of courses MEngg (Computer Systems) Course No. Course Title Non-Credit Courses CS-401 CS-402 CS-403 CS-404 CS-405 CS-406 Introduction to Programming Systems Design System Design using Microprocessors

More information

SAN Conceptual and Design Basics

SAN Conceptual and Design Basics TECHNICAL NOTE VMware Infrastructure 3 SAN Conceptual and Design Basics VMware ESX Server can be used in conjunction with a SAN (storage area network), a specialized high speed network that connects computer

More information

Page 1 of 5. (Modules, Subjects) SENG DSYS PSYS KMS ADB INS IAT

Page 1 of 5. (Modules, Subjects) SENG DSYS PSYS KMS ADB INS IAT Page 1 of 5 A. Advanced Mathematics for CS A1. Line and surface integrals 2 2 A2. Scalar and vector potentials 2 2 A3. Orthogonal curvilinear coordinates 2 2 A4. Partial differential equations 2 2 4 A5.

More information

Masters in Information Technology

Masters in Information Technology Computer - Information Technology MSc & MPhil - 2015/6 - July 2015 Masters in Information Technology Programme Requirements Taught Element, and PG Diploma in Information Technology: 120 credits: IS5101

More information

Systems on Chip Design

Systems on Chip Design Systems on Chip Design College: Engineering Department: Electrical First: Course Definition, a Summary: 1 Course Code: EE 19 Units: 3 credit hrs 3 Level: 3 rd 4 Prerequisite: Basic knowledge of microprocessor/microcontroller

More information

PROGRAMME SPECIFIC PART OF THE EDUCATION AND EXAMINATION REGULATIONS FOR THE BACHELOR S DEGREE PROGRAMME IN ELECTRICAL ENGINEERING

PROGRAMME SPECIFIC PART OF THE EDUCATION AND EXAMINATION REGULATIONS FOR THE BACHELOR S DEGREE PROGRAMME IN ELECTRICAL ENGINEERING PROGRAMME SPECIFIC PART OF THE EDUCATION AND EXAMINATION REGULATIONS FOR THE BACHELOR S DEGREE PROGRAMME IN ELECTRICAL ENGINEERING June 12, 2014 CONTENTS Chapter A General provisions... 3 Article A1 Applicability...

More information

Information Systems. Administered by the Department of Mathematical and Computing Sciences within the College of Arts and Sciences.

Information Systems. Administered by the Department of Mathematical and Computing Sciences within the College of Arts and Sciences. Information Systems Dr. Haesun Lee Professor Dr. Haesun Lee is a Professor of Computer Science. She received her Ph.D. degree from Illinois Institute of Technology, Chicago, Illinois (1997). Her primary

More information

Electrical and Computer Engineering (ECE)

Electrical and Computer Engineering (ECE) Department of Electrical and Computer Engineering Contact Information College of Engineering and Applied Sciences B-236 Parkview Campus 1903 West Michigan, Kalamazoo, MI 49008 Phone: 269 276 3150 Fax:

More information

Course code Course name ECTS Autumn Spring. ELEC-E8101 Digital and Optimal Control 5 X. ELEC-E8102 Distributed and Intelligent Automation Systems 5 X

Course code Course name ECTS Autumn Spring. ELEC-E8101 Digital and Optimal Control 5 X. ELEC-E8102 Distributed and Intelligent Automation Systems 5 X COURSES LECTURED IN ENGLISH 2015-2016, AALTO UNIVERSITY SCHOOL OF ELECTRICAL ENGINEERING This list is subject to change. Please check the WebOodi portal in August for up-to-date information. Course code

More information

School of Computer Science

School of Computer Science School of Computer Science Computer Science - Honours Level - 2015/6 - August 2015 General degree students wishing to enter 3000- level modules and non- graduating students wishing to enter 3000- level

More information

2. EXPLAIN CHANGE TO DEGREE PROGRAM AND GIVE A DETAILED RATIONALE FOR EACH INDIVIDUAL CHANGE:

2. EXPLAIN CHANGE TO DEGREE PROGRAM AND GIVE A DETAILED RATIONALE FOR EACH INDIVIDUAL CHANGE: PROPOSED CHANGES TO THE BACHELOR OF SCIENCE IN ELECTRICAL AND COMPUTER ENGINEERING DEGREE PROGRAM IN THE COCKRELL SCHOOL OF ENGINEERING CHAPTER IN THE UNDERGRADUATE CATALOG 2016-2018 or LAW SCHOOL CATALOG

More information

Model-Driven Software Development for Robotics: an overview

Model-Driven Software Development for Robotics: an overview Model-Driven Software Development for Robotics: an overview IEEE-ICRA2011 Workshop on Software Development and Integration in Robotics Jan F. Broenink, Maarten M. Bezemer Control Engineering, University

More information

International Summer School on Embedded Systems

International Summer School on Embedded Systems International Summer School on Embedded Systems Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences Shenzhen, July 30 -- August 3, 2012 Sponsored by Chinese Academy of Sciences and

More information

GEDAE TM - A Graphical Programming and Autocode Generation Tool for Signal Processor Applications

GEDAE TM - A Graphical Programming and Autocode Generation Tool for Signal Processor Applications GEDAE TM - A Graphical Programming and Autocode Generation Tool for Signal Processor Applications Harris Z. Zebrowitz Lockheed Martin Advanced Technology Laboratories 1 Federal Street Camden, NJ 08102

More information

MS and PhD Degree Requirements

MS and PhD Degree Requirements MS and PhD Degree Requirements Department of Electrical and Computer Engineering September 1, 2014 General Information on ECE Graduate Courses This document is prepared to assist ECE graduate students

More information

Undergraduate Major in Computer Science and Engineering

Undergraduate Major in Computer Science and Engineering University of California, Irvine 2015-2016 1 Undergraduate Major in Computer Science and Engineering On This Page: Overview Admissions Requirements for the B.S. in Computer Science and Engineering Sample

More information

International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 ISSN 2278-7763

International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 ISSN 2278-7763 International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 FPGA IMPLEMENTATION OF HARDWARE TASK MANAGEMENT STRATEGIES Assistant professor Sharan Kumar Electronics Department

More information

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana

More information

A Model Program for Computer Engineering Master of Science Degree Embedded Systems

A Model Program for Computer Engineering Master of Science Degree Embedded Systems A Model Program for Computer Engineering Master of Science Degree Embedded Systems This program is based on the structure of the degree program provided by the University of Oulu, Oulu, Finland. The structure

More information

Master Degree Program in Computer Science (CS)

Master Degree Program in Computer Science (CS) Master Degree Program in Computer Science (CS) Students holding Bachelor s degree in Computer Science are accepted as graduate students, after meeting the general requirements stated below. Applicants

More information

Optimizing Configuration and Application Mapping for MPSoC Architectures

Optimizing Configuration and Application Mapping for MPSoC Architectures Optimizing Configuration and Application Mapping for MPSoC Architectures École Polytechnique de Montréal, Canada Email : Sebastien.Le-Beux@polymtl.ca 1 Multi-Processor Systems on Chip (MPSoC) Design Trends

More information

School of Computer Science

School of Computer Science Computer Science Honours Level 2013/14 August 2013 School of Computer Science Computer Science (CS) Modules CS3051 Software Engineering SCOTCAT Credits: 15 SCQF Level 9 Semester: 1 This module gives a

More information

A Methodology for the Development of New Telecommunications Services

A Methodology for the Development of New Telecommunications Services A Methodology for the Development of New Telecommunications Services DIONISIS X. ADAMOPOULOS Centre for Communication Systems Research School of Elec. Eng., IT and Mathematics University of Surrey Guildford

More information

Computer Science. Master of Science

Computer Science. Master of Science Computer Science Master of Science The Master of Science in Computer Science program at UALR reflects current trends in the computer science discipline and provides students with a solid theoretical and

More information

Structure of Presentation. The Role of Programming in Informatics Curricula. Concepts of Informatics 2. Concepts of Informatics 1

Structure of Presentation. The Role of Programming in Informatics Curricula. Concepts of Informatics 2. Concepts of Informatics 1 The Role of Programming in Informatics Curricula A. J. Cowling Department of Computer Science University of Sheffield Structure of Presentation Introduction The problem, and the key concepts. Dimensions

More information

A Real Time, Object Oriented Fieldbus Management System

A Real Time, Object Oriented Fieldbus Management System A Real Time, Object Oriented Fieldbus Management System Mr. Ole Cramer Nielsen Managing Director PROCES-DATA Supervisor International P-NET User Organisation Navervej 8 8600 Silkeborg Denmark pd@post4.tele.dk

More information

Eastern Washington University Department of Computer Science. Questionnaire for Prospective Masters in Computer Science Students

Eastern Washington University Department of Computer Science. Questionnaire for Prospective Masters in Computer Science Students Eastern Washington University Department of Computer Science Questionnaire for Prospective Masters in Computer Science Students I. Personal Information Name: Last First M.I. Mailing Address: Permanent

More information

Software Engineering Prof. N.L. Sarda Computer Science & Engineering Indian Institute of Technology, Bombay Lecture-4 Overview of Phases (Part - II)

Software Engineering Prof. N.L. Sarda Computer Science & Engineering Indian Institute of Technology, Bombay Lecture-4 Overview of Phases (Part - II) Software Engineering Prof. N.L. Sarda Computer Science & Engineering Indian Institute of Technology, Bombay Lecture-4 Overview of Phases (Part - II) We studied the problem definition phase, with which

More information

A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale

A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale What is the University of Florida EDGE Program? EDGE enables engineering professional, military members, and students worldwide to participate in courses, certificates, and degree programs from the UF

More information

MPSoC Designs: Driving Memory and Storage Management IP to Critical Importance

MPSoC Designs: Driving Memory and Storage Management IP to Critical Importance MPSoC Designs: Driving Storage Management IP to Critical Importance Design IP has become an essential part of SoC realization it is a powerful resource multiplier that allows SoC design teams to focus

More information

SoC Curricula at Tallinn Technical University

SoC Curricula at Tallinn Technical University SoC Curricula at Tallinn Technical University Margus Kruus, Kalle Tammemäe, Peeter Ellervee Tallinn Technical University Phone: +372-6202250, Fax: +372-6202246 kruus@cc.ttu.ee nalle@cc.ttu.ee lrv@cc.ttu.ee

More information

System Software Integration: An Expansive View. Overview

System Software Integration: An Expansive View. Overview Software Integration: An Expansive View Steven P. Smith Design of Embedded s EE382V Fall, 2009 EE382 SoC Design Software Integration SPS-1 University of Texas at Austin Overview Some Definitions Introduction:

More information

Huawei Agile Network FAQ... 2. 1 What is an agile network? What is the relationship between an agile network and SDN?... 2

Huawei Agile Network FAQ... 2. 1 What is an agile network? What is the relationship between an agile network and SDN?... 2 Contents Huawei Agile Network FAQ... 2 1 What is an agile network? What is the relationship between an agile network and SDN?... 2 2 What is an agile campus?... 3 3 What are the benefits of an agile network?...

More information

CHAPTER 1: OPERATING SYSTEM FUNDAMENTALS

CHAPTER 1: OPERATING SYSTEM FUNDAMENTALS CHAPTER 1: OPERATING SYSTEM FUNDAMENTALS What is an operating? A collection of software modules to assist programmers in enhancing efficiency, flexibility, and robustness An Extended Machine from the users

More information

Improving Interoperability in Mechatronic Product Developement. Dr. Alain Biahmou, Dr. Arnulf Fröhlich, Dr. Josip Stjepandic

Improving Interoperability in Mechatronic Product Developement. Dr. Alain Biahmou, Dr. Arnulf Fröhlich, Dr. Josip Stjepandic International Conference on Product Lifecycle Management 1 Improving Interoperability in Mechatronic Product Developement Dr. Alain Biahmou, Dr. Arnulf Fröhlich, Dr. Josip Stjepandic PROSTEP AG Dolivostr.

More information

Foundations for Systems Development

Foundations for Systems Development Foundations for Systems Development ASSIGNMENT 1 Read this assignment introduction. Then, read Chapter 1, The Systems Development Environment, on pages 2 25 in your textbook. What Is Systems Analysis and

More information

From Control Loops to Software

From Control Loops to Software CNRS-VERIMAG Grenoble, France October 2006 Executive Summary Embedded systems realization of control systems by computers Computers are the major medium for realizing controllers There is a gap between

More information

The University of Iowa. Department of Electrical and Computer Engineering GRADUATE MANUAL

The University of Iowa. Department of Electrical and Computer Engineering GRADUATE MANUAL The University of Iowa Summer 2015 Department of Electrical and Computer Engineering GRADUATE MANUAL The primary emphasis of graduate education in Electrical and Computer Engineering is to allow the student

More information

MICHIGAN TEST FOR TEACHER CERTIFICATION (MTTC) TEST OBJECTIVES FIELD 050: COMPUTER SCIENCE

MICHIGAN TEST FOR TEACHER CERTIFICATION (MTTC) TEST OBJECTIVES FIELD 050: COMPUTER SCIENCE MICHIGAN TEST FOR TEACHER CERTIFICATION (MTTC) TEST OBJECTIVES Subarea Educational Computing and Technology Literacy Computer Systems, Data, and Algorithms Program Design and Verification Programming Language

More information

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT

ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT 216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,

More information

INFORMATION TECHNOLOGY PROGRAM

INFORMATION TECHNOLOGY PROGRAM INFORMATION TECHNOLOGY PROGRAM The School of Information Technology offers a two-year bachelor degree program in Information Technology for students having acquired an advanced vocational certificate.

More information

I m visualizing large datasets to generate

I m visualizing large datasets to generate GRADUATE SCHOOL 2015-2016 I m visualizing large datasets to generate new insights Graduate program Computer Science * This major is formally part of the Computer Science & Engineering Bachelor program

More information

UNDERGRADUATE DEGREE PROGRAMME IN COMPUTER SCIENCE ENGINEERING SCHOOL OF COMPUTER SCIENCE ENGINEERING, ALBACETE

UNDERGRADUATE DEGREE PROGRAMME IN COMPUTER SCIENCE ENGINEERING SCHOOL OF COMPUTER SCIENCE ENGINEERING, ALBACETE UNDERGRADUATE DEGREE PROGRAMME IN COMPUTER SCIENCE ENGINEERING SCHOOL OF COMPUTER SCIENCE ENGINEERING, ALBACETE SCHOOL OF COMPUTER SCIENCE, CIUDAD REAL Core Subjects (CS) Compulsory Subjects (CPS) Optional

More information

Methods and Tools For Embedded Distributed System Scheduling and Schedulability Analysis

Methods and Tools For Embedded Distributed System Scheduling and Schedulability Analysis Methods and Tools For Embedded Distributed System Scheduling and Schedulability Analysis Steve Vestal Honeywell Labs Steve.Vestal@Honeywell.com 18 October 2005 Outline Background Binding and Routing Scheduling

More information

Jonathan C. Sevy. Software and Systems Engineering Experience

Jonathan C. Sevy. Software and Systems Engineering Experience Jonathan C. Sevy jsevy@cs.drexel.edu http://gicl.cs.drexel.edu/people/sevy Software and Systems Engineering Experience Experienced in all phases of software development, including requirements, architecture

More information

Introduction to Digital System Design

Introduction to Digital System Design Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital

More information

Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur

Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur 2015 The MathWorks, Inc. 1 Model-Based Design Continuous Verification and Validation Requirements

More information

CATALOG DESCRIPTION OF COURSES Offered by the department of Software Engineering

CATALOG DESCRIPTION OF COURSES Offered by the department of Software Engineering CATALOG DESCRIPTION OF COURSES Offered by the department of Software Engineering SE 201 Introduction to Software Engineering 3(3, 0, 1) Credits: 3 (3, 0, 1). Prerequisite: None. This course introduces

More information