Signal integrity in deep-sub-micron integrated circuits
|
|
- Marjory Ball
- 8 years ago
- Views:
Transcription
1 Signal integrity in deep-sub-micron integrated circuits Alessandro Bogliolo Outline Introduction General signaling scheme Noise sources and effects in DSM ICs Supply noise Synchronization noise Cross talk Inter-symbol interference Design for signal integrity Power distribution network Clock distribution network Cross-talk immune/aware design Noise margins Binary encodings 1
2 Introduction rends in DSM ICs Chip size Component size Supply voltage Voltage threshold Performance Communication issues in DSM SoC outability Performance Power eliability Clk Gnd Signaling scheme (1) S Vdd Vdd Vlt Gnd t r S t Clk t p S < S t r > t r Gnd V in V out Vdd S Vdd Vlt S t r t p > 0 Clk Gnd t 2
3 Signaling scheme (2) Clk Gnd Vdd A0 A1 A2 A3 A4 A0 A1 A2 A3 A4 Gnd V in V out Vdd A0 A1 A2 A3 A4 A0 A1 A2 A3 A4 Clk A0 A1 A2 A3 A4 Outline Introduction General signaling scheme Noise sources and effects in DSM ICs Supply noise Synchronization noise Cross talk Inter-symbol interference Design for signal integrity Power distribution network Clock distribution network Cross-talk immune/aware design Noise margins Binary encodings 3
4 Common-mode supply noise Vdd+Vn(t) Vdd+Vnd(t) Vdd Gnd+Vng(t) Vn(t) Vn(t) Vdd Gnd Vn(t) Vtn Vtp Vnd(t)=Vng(t)=Vn(t) Vn directly affects and = F(-Vn)+Vn t r t f Differential supply noise Vdd+Vnd(t) Vdd Vdd+Vn(t) Vn(t)>0 Gnd+Vng(t) Vn(t) Vdd Vn(t) -Vn(t) Vdd+Vn(t) Vn(t)<0 Gnd Vnd(t)=-Vng(t)=Vn(t) Vn affects performance and swing -Vn(t) 4
5 Supply noise sources (1) Gnd Clk Vdd Vdd Vdd =Vdd Z d I d =Vdd -Vn Gnd =Gnd Z g I g =Gnd -Vn I g z g z d I d V in Gnd Gnd Clk Vdd V out = F(+Vn)-Vn t r < t f Vlt =Vlt -Vn t p1-0 >t p0-1 Vlt Vlt Supply noise sources (2) Clk Gnd Gnd Vdd Vdd =Vdd +Z d I d =Vdd +Vn Gnd =Gnd +Z g I g =Gnd +Vn I g z g z d I d V in Gnd Vdd V out Clk Vdd = F(-Vn)+Vn t raise > t fall Vlt =Vlt +Vn t p1-0 <t p0-1 Vlt Vlt 5
6 Supply noise sources (3) Clk Gnd Gnd Vdd Vdd Vdd =Vdd -Z d I d =Vdd -Vn Gnd =Gnd +Z g I g =Gnd +Vn I g z g z d I d Gnd Clk V in Vdd V out t raise = t fall <t rf-nom Vlt =Vlt t p1-0 =t p0-1 Supply noise sources (4) Gnd Clk Vdd Vdd =Vdd +Z d I d =Vdd +Vn Gnd =Gnd -Z g I g =Gnd -Vn I g z g z d I d Gnd Gnd Clk V in Vdd V out Vdd t raise = t fall >t rf-nom Vlt =Vlt t p1-0 =t p0-1 6
7 Outline Introduction General signaling scheme Noise sources and effects in DSM ICs Supply noise Synchronization noise Cross talk Inter-symbol interference Design for signal integrity Power distribution network Clock distribution network Cross-talk immune/aware design Noise margins Binary encodings Nominal condition Clk Gnd Vdd A0 A1 A2 A3 A4 A0 A1 A2 A3 A4 Gnd Clk V in V out Vdd A0 A0 A0 A1 A2 A3 A4 A1 A2 A3 A4 A1 A2 A3 A4 7
8 Clock skew Clk Vdd A0 A1 A2 A3 A4 Gnd A0 A1 A2 A3 A4 Gnd V in V out Vdd A0 A0 A1 A2 A3 A4 A1 A2 A3 A4 Clk Clk A0 A1 A2 A3 A0 A1 A2 A3 A4 Clock jitter Clk Vdd A0 A1 A2 A3 A4 Gnd A0 A1 A2 A3 A4 Clk Vdd Gnd V in Vdd A0 A0 A1 A2 A3 A4 A1 A2 A3 A4 Gnd V out Clk A0 A1 A1 A3 A4 A0 A1 A2 A3 A4 8
9 Outline Introduction General signaling scheme Noise sources and effects in DSM ICs Supply noise Synchronization noise Cross talk Inter-symbol interference Design for signal integrity Power distribution network Clock distribution network Cross-talk immune/aware design Noise margins Binary encodings Clk Cross talk Victim Constant (Gnd) Aggressor Kε A = d C 0 Cg Cc L H V in W S V out Clk 9
10 Clk Cross talk (scaling) Victim Constant (Gnd) Aggressor Cg Cc V in Clk V out SM 0.18µm W min S min H KL KV ρ/η M5 M6 M H M4 KV M4 M M4 M4 S M4 ρ M4 KL M4 M W M4 H M3 KV M3 M M3 M
11 Cross talk: floating victim V a a v Cc Cg V a V v V a V v Cc Cg Cc Vv = Va Cg + Cc V a V v V a V v Cc Cg Cross talk: driven quiet victim V a V a a a v Cc Cg V a V v aca V a V v Cc Cg Cc Vv = Va Cg + Cc V a V v V a Cc Cg aca Ca = Cc + Cg aca V v 11
12 Cross talk: switching victim (1) Noise-free signal V in V out Noise-free signal a v Cross talk: switching victim (2) Noise-free signal V in V out Noise-free signal a v 12
13 Outline Introduction General signaling scheme Noise sources and effects in DSM ICs Supply noise Synchronization noise Cross talk Inter-symbol interference Design for signal integrity Power distribution network Clock distribution network Cross-talk immune/aware design Noise margins Binary encodings Inter-symbol interference (ISI): LC V S Z S V A Z O V B Z K r Z = Z Z + Z O O K rs Z = Z S S Z + Z O O + V A( 0 ) = Z ZO Vr = Vi Z + Z VS ZO ZS Z O O Z S ZO Vr = Vi Z + Z S O V S V B V A f 13
14 Inter-symbol interference (ISI): LC f Z S = 0, Z = Z O Z S > 0, Z = Z O Z S = 0, Z = Z S < Z O, Z = Z S > Z O, Z = Z S = Z O, Z = Inter-symbol interference (ISI): C C Inertial delay: time required by a node/line of a logic circuit to reach its steady state value here is ISI whenever the cycle time (i.e., the symbol time) is lower than the inertial delay of a node/line 14
15 Outline Introduction General signaling scheme Noise sources and effects in DSM ICs Supply noise Synchronization noise Cross talk Inter-symbol interference Design for signal integrity Power distribution network Clock distribution network Cross-talk immune/aware design Noise margins Binary encodings Power distribution network Gnd Vdd A I I V pk P P P LPrsq = 2NW LPWP = 2Nk CldVdd t = I drop = pk r N N / 2 i= 1 P P gates ii P p AP A P I N p A P L P W P 15
16 Clock distribution tree Circuit partitioning Buffer tree Balanced paths Meshing ransitions: - fast for jitter - slow for crosstalk Careful routing egular fabrics Cross-talk-aware design Signal Power Ground Compensation simmetric aggressors As slow as possible transitions educed use of floating nodes 16
17 V Vdd Eye opening VH min Vlt VL max Gnd t Noise margins h + su VH min Nominal input constraints Noisy waveforms VL max h + su t 0 VH min Noise-sensitive region (NS) Noise margins on input constraints Nominal waveforms VL max t 0 17
18 NS of V out V Hmin Clk Gnd Vdd Gnd V in V out Vdd NS t 0 su h NS V Lmax Clk Back prop. of NS from V out to V in V Hmin V N Gain N Gnd Clk V in V out Vdd prop t 0 -Τ NS - su V Lmax t 0 +Τ ΝS + h 18
19 Back prop. of NS from V out to V in V Hmin V NC Gnd V in V out Vdd NC V Lmax Clk t 0 -Τ NS - su t 0 +Τ ΝS + h t 0 Τ prop NS N NC NS of V in V Hmin Gain +V N +V NC Gnd Clk V in V out Vdd t 0 Τ prop + NS + N + NC V Lmax + Gain V N V NC 19
20 Limiting bit rate S he bit rate is limited by: 1. the size (and shape) of the NS of each bit 2. the maximum slope of V in, determined in its turn by the C product eceivers with hysteresis: Schmitt trigger
21 Back propagation with hysteresis (1) tr Back propagation with hysteresis (2) tr V Hmin A VH +da VH +V noise V Lmax + A VLL da VLL V noise V Hmin A VHH +da VHH +V noise V Lmax + A VL da VL V noise t 0 Τ prop NS N NC t 0 Τ prop + NS + N + NC 21
22 Limiting bit rate S he bit rate is limited by: 1. the size (and shape) of the NS of each bit 2. the maximum slope of V in, determined in its turn by the C product Limiting bit rate S 22
23 Limiting bit rate S Limiting bit rate 2 S S A physical channel can be used at twice its limiting bit rate to transmit bit streams with no isolated bits 23
24 Bit-level encodings Error-detecting codes Allow the receiver to detect a given set of random errors on the received stream Possibly combined with re-transmission protocols Error-correcting codes Allow the reciver to correct a given set of random errors possibly affecting the received stream Low-power encodings educe the average switching activity on long interconnects Constrained encodings Avoid noise-sensitive conditions and ISI Bibliography W. J. Dally and J. W. Poulton, Digital Systems Engineering, Cambridge Univ. Press, 1998 H. W. Johnson and M. Graham, High-Speed Dgital Design: A Handbook of Black Magic, Prentice Hall, 1993 C. K. Cheng, S. Lin and N. H. Chang, Interconnect Analysis and Synthesis, Wiley, 1999 J. E. Schutt-Ainé and S. Kang (Guest editors), Interconnections: Addressing the Next Challenge of IC echnology. Special Issue of IEEE Proceedings, Vol. 89, No. 4, April S. P. Khatri, A. Sangiovanni-centelli et al., A Novel VLSI Layout Fabrics for Deep Sub-Micron Applications, in Proc. of DAC,
Power Reduction Techniques in the SoC Clock Network. Clock Power
Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a
More informationTopics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology
Topics of Chapter 5 Sequential Machines Memory elements Memory elements. Basics of sequential machines. Clocking issues. Two-phase clocking. Testing of combinational (Chapter 4) and sequential (Chapter
More informationISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7 13.7 A 40Gb/s Clock and Data Recovery Circuit in 0.18µm CMOS Technology Jri Lee, Behzad Razavi University of California, Los Angeles, CA
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationDS2187 Receive Line Interface
Receive Line Interface www.dalsemi.com FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB
More informationAsynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton Dept. of Electrical and Computer Engineering University of British Columbia bradq@ece.ubc.ca
More informationTiming Methodologies (cont d) Registers. Typical timing specifications. Synchronous System Model. Short Paths. System Clock Frequency
Registers Timing Methodologies (cont d) Sample data using clock Hold data between clock cycles Computation (and delay) occurs between registers efinition of terms setup time: minimum time before the clocking
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS
More informationClocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
More informationFairchild Solutions for 133MHz Buffered Memory Modules
AN-5009 Fairchild Semiconductor Application Note April 1999 Revised December 2000 Fairchild Solutions for 133MHz Buffered Memory Modules Fairchild Semiconductor provides several products that are compatible
More informationArchitectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng
Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption
More informationOn-Chip Interconnect: The Past, Present, and Future
On-Chip Interconnect: The Past, Present, and Future Professor Eby G. Friedman Department of Electrical and Computer Engineering University of Rochester URL: http://www.ece.rochester.edu/~friedman Future
More informationS. Venkatesh, Mrs. T. Gowri, Department of ECE, GIT, GITAM University, Vishakhapatnam, India
Power reduction on clock-tree using Energy recovery and clock gating technique S. Venkatesh, Mrs. T. Gowri, Department of ECE, GIT, GITAM University, Vishakhapatnam, India Abstract Power consumption of
More informationSentinel-SSO: Full DDR-Bank Power and Signal Integrity. Design Automation Conference 2014
Sentinel-SSO: Full DDR-Bank Power and Signal Integrity Design Automation Conference 2014 1 Requirements for I/O DDR SSO Analysis Modeling Package and board I/O circuit and layout PI + SI feedback Tool
More informationLecture 2. High-Speed I/O
Lecture 2 High-Speed I/O Mark Horowitz Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2007 by Mark Horowitz, with material from Stefanos Sidiropoulos, and Vladimir Stojanovic
More informationDesign and analysis of flip flops for low power clocking system
Design and analysis of flip flops for low power clocking system Gabariyala sabadini.c PG Scholar, VLSI design, Department of ECE,PSNA college of Engg and Tech, Dindigul,India. Jeya priyanka.p PG Scholar,
More informationI 2 S bus specification
1.0 INTOUCTION Many digital audio systems are being introduced into the consumer audio market, including compact disc, digital audio tape, digital sound processors, and digital TV-sound. The digital audio
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationANN Based Modeling of High Speed IC Interconnects. Q.J. Zhang, Carleton University
ANN Based Modeling of High Speed IC Interconnects Needs for Repeated Simulation Signal integrity optimization Iterative design and re-optimization Monte-Carlo analysis Yield optimization Iterative design
More informationLatch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead
Clock - key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationZL40221 Precision 2:6 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet
Features Inputs/Outputs Accepts two differential or single-ended inputs LVPECL, LVDS, CML, HCSL, LVCMOS Glitch-free switching of references On-chip input termination and biasing for AC coupled inputs Six
More informationAN460 Using the P82B96 for bus interface
INTEGRATED CIRCUITS 2001 Feb 14 IC12a and IC28 Data Handbook The P82B96 offers many different ways in which it can be used as a bus interface. In its simplest application it can be used as an interface
More informationHow To Design A Chip Layout
Spezielle Anwendungen des VLSI Entwurfs Applied VLSI design (IEF170) Course and contest Intermediate meeting 3 Prof. Dirk Timmermann, Claas Cornelius, Hagen Sämrow, Andreas Tockhorn, Philipp Gorski, Martin
More informationDDR subsystem: Enhancing System Reliability and Yield
DDR subsystem: Enhancing System Reliability and Yield Agenda Evolution of DDR SDRAM standards What is the variation problem? How DRAM standards tackle system variability What problems have been adequately
More informationTIMING-DRIVEN PHYSICAL DESIGN FOR DIGITAL SYNCHRONOUS VLSI CIRCUITS USING RESONANT CLOCKING
TIMING-DRIVEN PHYSICAL DESIGN FOR DIGITAL SYNCHRONOUS VLSI CIRCUITS USING RESONANT CLOCKING BARIS TASKIN, JOHN WOOD, IVAN S. KOURTEV February 28, 2005 Research Objective Objective: Electronic design automation
More informationTRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN
TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationBi-directional level shifter for I²C-bus and other systems.
APPLICATION NOTE Bi-directional level shifter for I²C-bus and other Abstract With a single MOS-FET a bi-directional level shifter circuit can be realised to connect devices with different supply voltages
More informationDESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
More informationTable 1 SDR to DDR Quick Reference
TECHNICAL NOTE TN-6-05 GENERAL DDR SDRAM FUNCTIONALITY INTRODUCTION The migration from single rate synchronous DRAM (SDR) to double rate synchronous DRAM (DDR) memory is upon us. Although there are many
More informationIL2225 Physical Design
IL2225 Physical Design Nasim Farahini farahini@kth.se Outline Physical Implementation Styles ASIC physical design Flow Floor and Power planning Placement Clock Tree Synthesis Routing Timing Analysis Verification
More information11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
More informationA 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications
A -GSPS CMOS Flash A/D Converter for System-on-Chip Applications Jincheol Yoo, Kyusun Choi, and Ali Tangel Department of Computer Science & Department of Computer & Engineering Communications Engineering
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationDM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationPS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323
Features ÎÎLow On-Resistance (33-ohm typ.) Minimizes Distortion and Error Voltages ÎÎLow Glitching Reduces Step Errors in Sample-and-Holds. Charge Injection, 2pC typ. ÎÎSingle-Supply Operation (+2.5V to
More informationA 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link
A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link Kang jik Kim, Ki sang Jeong, Seong ik Cho The Department of Electronics Engineering Chonbuk National
More informationClass 11: Transmission Gates, Latches
Topics: 1. Intro 2. Transmission Gate Logic Design 3. X-Gate 2-to-1 MUX 4. X-Gate XOR 5. X-Gate 8-to-1 MUX 6. X-Gate Logic Latch 7. Voltage Drop of n-ch X-Gates 8. n-ch Pass Transistors vs. CMOS X-Gates
More information數 位 積 體 電 路 Digital Integrated Circuits
IEE5049 - Spring 2012 數 位 積 體 電 路 Digital Integrated Circuits Course Overview Professor Wei Hwang 黃 威 教 授 Department of Electronics Engineering National Chiao Tung University hwang@mail.nctu.edu.tw Wei
More informationA Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology
International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-4, Issue-1 E-ISSN: 2347-2693 A Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology Zahra
More informationDuobinary Modulation For Optical Systems
Introduction Duobinary Modulation For Optical Systems Hari Shanar Inphi Corporation Optical systems by and large use NRZ modulation. While NRZ modulation is suitable for long haul systems in which the
More informationDM74LS169A Synchronous 4-Bit Up/Down Binary Counter
Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation
More informationEE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 16 Timing and Clock Issues
EE 459/500 HDL Based Digital Design with Programmable Logic Lecture 16 Timing and Clock Issues 1 Overview Sequential system timing requirements Impact of clock skew on timing Impact of clock jitter on
More informationManaging High-Speed Clocks
Managing High-Speed s & Greg Steinke Director, Component Applications Managing High-Speed s Higher System Performance Requires Innovative ing Schemes What Are The Possibilities? High-Speed ing Schemes
More informationLecture 11: Sequential Circuit Design
Lecture 11: Sequential Circuit esign Outline Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time Borrowing Two-Phase Clocking 2 Sequencing Combinational logic output depends on current
More information路 論 Chapter 15 System-Level Physical Design
Introduction to VLSI Circuits and Systems 路 論 Chapter 15 System-Level Physical Design Dept. of Electronic Engineering National Chin-Yi University of Technology Fall 2007 Outline Clocked Flip-flops CMOS
More informationPROGETTO DI SISTEMI ELETTRONICI DIGITALI. Digital Systems Design. Digital Circuits Advanced Topics
PROGETTO DI SISTEMI ELETTRONICI DIGITALI Digital Systems Design Digital Circuits Advanced Topics 1 Sequential circuit and metastability 2 Sequential circuit - FSM A Sequential circuit contains: Storage
More informationModel-Based Synthesis of High- Speed Serial-Link Transmitter Designs
Model-Based Synthesis of High- Speed Serial-Link Transmitter Designs Ikchan Jang 1, Soyeon Joo 1, SoYoung Kim 1, Jintae Kim 2, 1 College of Information and Communication Engineering, Sungkyunkwan University,
More informationPericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions
Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions PCI Express Bus In Today s Market PCI Express, or PCIe, is a relatively new serial pointto-point bus in PCs. It was introduced as an AGP
More informationClock Distribution in RNS-based VLSI Systems
Clock Distribution in RNS-based VLSI Systems DANIEL GONZÁLEZ 1, ANTONIO GARCÍA 1, GRAHAM A. JULLIEN 2, JAVIER RAMÍREZ 1, LUIS PARRILLA 1 AND ANTONIO LLORIS 1 1 Dpto. Electrónica y Tecnología de Computadores
More informationICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
More informationProduct Specification. RoHS-6 Compliant 10Gb/s 850nm Multimode Datacom XFP Optical Transceiver FTLX8512D3BCL
Product Specification RoHS-6 Compliant 10Gb/s 850nm Multimode Datacom XFP Optical Transceiver FTLX8512D3BCL PRODUCT FEATURES Hot-pluggable XFP footprint Supports 8.5Gb/s and 9.95 through 10.5Gb/s* bit
More informationSignal Integrity: Tips and Tricks
White Paper: Virtex-II, Virtex-4, Virtex-5, and Spartan-3 FPGAs R WP323 (v1.0) March 28, 2008 Signal Integrity: Tips and Tricks By: Austin Lesea Signal integrity (SI) engineering has become a necessary
More informationLecture 10: Sequential Circuits
Introduction to CMOS VLSI esign Lecture 10: Sequential Circuits avid Harris Harvey Mudd College Spring 2004 Outline q Sequencing q Sequencing Element esign q Max and Min-elay q Clock Skew q Time Borrowing
More informationA 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.3, JUNE, 2013 http://dx.doi.org/10.5573/jsts.2013.13.3.185 A 1.62/2.7/5.4 Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
More informationA 2-Slot Time-Division Multiplexing (TDM) Interconnect Network for Gigascale Integration (GSI)
A 2-Slot Time-Division Multiplexing (TDM) Interconnect Network for Gigascale Integration (GSI) Ajay Joshi and Jeff Davis AIMD Research Group Georgia Institute of Technology Sponsored by: NSF # 0092450
More informationStep Response of RC Circuits
Step Response of RC Circuits 1. OBJECTIVES...2 2. REFERENCE...2 3. CIRCUITS...2 4. COMPONENTS AND SPECIFICATIONS...3 QUANTITY...3 DESCRIPTION...3 COMMENTS...3 5. DISCUSSION...3 5.1 SOURCE RESISTANCE...3
More informationPCB Design Conference - East Keynote Address EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS
OOOO1 PCB Design Conference - East Keynote Address September 12, 2000 EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS By Henry Ott Consultants Livingston, NJ 07039 (973) 992-1793 www.hottconsultants.com
More informationMeasuring Metastability
Measuring Metastability Sandeep Mandarapu Department of Electrical and Computer Engineering, VLSI Design Research Laboratory, Southern Illinois University Edwardsville, Illinois, USA, 62025 ECE595: Masters
More informationComputer Network. Interconnected collection of autonomous computers that are able to exchange information
Introduction Computer Network. Interconnected collection of autonomous computers that are able to exchange information No master/slave relationship between the computers in the network Data Communications.
More informationLOW POWER DESIGN OF DIGITAL SYSTEMS USING ENERGY RECOVERY CLOCKING AND CLOCK GATING
LOW POWER DESIGN OF DIGITAL SYSTEMS USING ENERGY RECOVERY CLOCKING AND CLOCK GATING A thesis work submitted to the faculty of San Francisco State University In partial fulfillment of the requirements for
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationSN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS
Single Down/Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Options Include Plastic
More informationInterfacing Analog to Digital Data Converters
Converters In most of the cases, the PIO 8255 is used for interfacing the analog to digital converters with microprocessor. We have already studied 8255 interfacing with 8086 as an I/O port, in previous
More informationFiber Optics. Integrated Photo Detector Receiver for Plastic Fiber Plastic Connector Housing SFH551/1-1 SFH551/1-1V
Fiber Optics Integrated Photo Detector Receiver for Plastic Fiber Plastic Connector Housing SFH551/1-1 Features Bipolar IC with open-collector output Digital output, TTL compatible Sensitive in visible
More informationNAME AND SURNAME. TIME: 1 hour 30 minutes 1/6
E.T.S.E.T.B. MSc in ICT FINAL EXAM VLSI Digital Design Spring Course 2005-2006 June 6, 2006 Score publication date: June 19, 2006 Exam review request deadline: June 22, 2006 Academic consultancy: June
More informationIntroduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems
Harris Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH
More informationISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 4.7 A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems
More informationAgenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
More information8 Gbps CMOS interface for parallel fiber-optic interconnects
8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California
More informationUsing Pre-Emphasis and Equalization with Stratix GX
Introduction White Paper Using Pre-Emphasis and Equalization with Stratix GX New high speed serial interfaces provide a major benefit to designers looking to provide greater data bandwidth across the backplanes
More informationAnalog & Digital Electronics Course No: PH-218
Analog & Digital Electronics Course No: PH-218 Lec-28: Logic Gates & Family Course Instructor: Dr. A. P. VAJPEYI Department of Physics, Indian Institute of Technology Guwahati, India 1 Digital Logic Gates
More informationSignal Types and Terminations
Helping Customers Innovate, Improve & Grow Application Note Signal Types and Terminations Introduction., H, LV, Sinewave, Clipped Sinewave, TTL, PECL,,, CML Oscillators and frequency control devices come
More informationProgrammable Single-/Dual-/Triple- Tone Gong SAE 800
Programmable Single-/Dual-/Triple- Tone Gong Preliminary Data SAE 800 Bipolar IC Features Supply voltage range 2.8 V to 18 V Few external components (no electrolytic capacitor) 1 tone, 2 tones, 3 tones
More information54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control
54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control General Description This circuit is a synchronous reversible up down counter The 191 is a 4-bit binary counter Synchronous
More information54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter
54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting
More informationCOMMUNICATION NETWORKS WITH LAYERED ARCHITECTURES. Gene Robinson E.A.Robinsson Consulting 972 529-6395 ROB1200@aol.com
COMMUNICATION NETWORKS WITH LAYERED ARCHITECTURES Gene Robinson E.A.Robinsson Consulting 972 529-6395 ROB1200@aol.com 9 March 1999 IEEE802 N-WEST STANDARDS MEETING FOR BROADBAND WIRELESS ACCESS SYSTEMS
More informationLow latency synchronization through speculation
Low latency synchronization through speculation D.J.Kinniment, and A.V.Yakovlev School of Electrical and Electronic and Computer Engineering, University of Newcastle, NE1 7RU, UK {David.Kinniment,Alex.Yakovlev}@ncl.ac.uk
More informationDM54161 DM74161 DM74163 Synchronous 4-Bit Counters
DM54161 DM74161 DM74163 Synchronous 4-Bit Counters General Description These synchronous presettable counters feature an internal carry look-ahead for application in high-speed counting designs The 161
More information2.1 CAN Bit Structure The Nominal Bit Rate of the network is uniform throughout the network and is given by:
Order this document by /D CAN Bit Timing Requirements by Stuart Robb East Kilbride, Scotland. 1 Introduction 2 CAN Bit Timing Overview The Controller Area Network (CAN) is a serial, asynchronous, multi-master
More informationSelecting the Optimum PCI Express Clock Source
Selecting the Optimum PCI Express Clock Source PCI Express () is a serial point-to-point interconnect standard developed by the Component Interconnect Special Interest Group (PCI-SIG). lthough originally
More informationSTUDY AND ANALYSIS OF DIFFERENT TYPES OF COMPARATORS
STUDY AND ANALYSIS OF DIFFERENT TYPES OF COMPARATORS A Thesis submitted in partial fulfillment of the requirements for the degree of Bachelor of Technology In Electronics and Communication Engineering
More informationStatic-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
More informationStarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs
White Paper StarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs May 2010 Krishnakumar Sundaresan Principal Engineer and CAE Manager, Synopsys Inc Executive Summary IC
More information1ED Compact A new high performance, cost efficient, high voltage gate driver IC family
1ED Compact A new high performance, cost efficient, high voltage gate driver IC family Heiko Rettinger, Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany, heiko.rettinger@infineon.com
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationHow To Fix A 3 Bit Error In Data From A Data Point To A Bit Code (Data Point) With A Power Source (Data Source) And A Power Cell (Power Source)
FPGA IMPLEMENTATION OF 4D-PARITY BASED DATA CODING TECHNIQUE Vijay Tawar 1, Rajani Gupta 2 1 Student, KNPCST, Hoshangabad Road, Misrod, Bhopal, Pin no.462047 2 Head of Department (EC), KNPCST, Hoshangabad
More informationAn Advanced Behavioral Buffer Model With Over-Clocking Solution. Yingxin Sun, Joy Li, Joshua Luo IBIS Summit Santa Clara, CA Jan.
An Advanced Behavioral Buffer Model With Over-Clocking Solution Yingxin Sun, Joy Li, Joshua Luo IBIS Summit Santa Clara, CA Jan. 31, 2014 Agenda 1. SPICE Model and Behavioral Buffer Model 2. Over-Clocking
More informationLayout of Multiple Cells
Layout of Multiple Cells Beyond the primitive tier primitives add instances of primitives add additional transistors if necessary add substrate/well contacts (plugs) add additional polygons where needed
More informationPhotolink- Fiber Optic Receiver PLR135/T1
Features High PD sensitivity optimized for red light Data : NRZ signal Low power consumption for extended battery life Built-in threshold control for improved noise Margin The product itself will remain
More informationPlanning for 10Gbps Ethernet over UTP Questions to Ask When Planning the Cabling Plant WHITE PAPER
Planning for 10Gbps Ethernet over UTP Questions to Ask When Planning the Cabling Plant WHITE PAPER Questions to Ask When Planning the Cabling Plant Planning a copper cabling plant to support 10Gbps transmission
More informationPush-Pull FET Driver with Integrated Oscillator and Clock Output
19-3662; Rev 1; 5/7 Push-Pull FET Driver with Integrated Oscillator General Description The is a +4.5V to +15V push-pull, current-fed topology driver subsystem with an integrated oscillator for use in
More informationContinuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008
Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008 As consumer electronics devices continue to both decrease in size and increase
More informationApplication Note 83 Fundamentals of RS 232 Serial Communications
Application Note 83 Fundamentals of Serial Communications Due to it s relative simplicity and low hardware overhead (as compared to parallel interfacing), serial communications is used extensively within
More informationA Lesson on Digital Clocks, One Shots and Counters
A Lesson on Digital Clocks, One Shots and Counters Topics Clocks & Oscillators LM 555 Timer IC Crystal Oscillators Selection of Variable Resistors Schmitt Gates Power-On Reset Circuits One Shots Counters
More informationLog-Likelihood Ratio-based Relay Selection Algorithm in Wireless Network
Recent Advances in Electrical Engineering and Electronic Devices Log-Likelihood Ratio-based Relay Selection Algorithm in Wireless Network Ahmed El-Mahdy and Ahmed Walid Faculty of Information Engineering
More informationDS1307ZN. 64 x 8 Serial Real-Time Clock
DS137 64 x 8 Serial Real-Time Clock www.maxim-ic.com FEATURES Real-time clock (RTC) counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap-year compensation valid
More informationA Lesson on Digital Clocks, One Shots and Counters
A Lesson on Digital Clocks, One Shots and Counters Topics Clocks & Oscillators LM 555 Timer IC Crystal Oscillators Selection of Variable Resistors Schmitt Gates Power-On Reset Circuits One Shots Counters
More information